

principal@rvce.edu.in www.rvce.edu.in Tel: +91-80-68188110 +91-80-68188111 +91-80-68188112

Criterian_1.3.3

Additional Documents for Major Projects, Internship

Enblama PRINCIPAL RV COLLEGE OF ENGINEERING BENGALURU - 560 059

DEPARTMENT OF CIVIL ENGINEERING R V COLLEGE OF ENGINEERING, BENGALURU – 560059

BATCH LIST OF STUDENTS FOR EXTENSIVE SURVEY CAMP (12CV74)- JUNE 2018

| Sl. No. | USN | Student Name | Gender | Batch No. |
|---------|------------|------------------------|--------|-------------|
| 1 | 1RV15CV001 | AASTHA RANI | F | |
| 2 | 1RV15CV022 | CHETHAN K S | М | |
| 3 | 1RV15CV040 | KUSHAL RUNTHALA | М | |
| 4 | 1RV15CV066 | PRIYANKA C | F | |
| 5 | 1RV15CV078 | SACHIN S ISHWARAPPAGOL | М | Batch No. 1 |
| 6 | 1RV15CV103 | SUJITH S CHINDANUR | М | |
| 7 | 1RV15CV124 | ANIMESH SINGH | М | |
| 8 | 1RV16CV400 | АВНІЛІТН К К | М | |
| 9 | 1RV16CV416 | PRASHANTH ACHARYA | М | |

| 1 | 1RV15CV002 | ABHIJEET VERMA | М | |
|---|------------|---------------------------|---|-------------|
| 2 | 1RV15CV023 | CHETHAN S | М | |
| 3 | 1RV15CV041 | L VINYAS | М | |
| 4 | 1RV15CV127 | AYESHA LEENA MUTALIB | F | |
| 5 | 1RV15CV080 | SAHANA B GANGAL | F | Batch No. 2 |
| 6 | 1RV15CV104 | SUMANTH LINGRAJ KUDRIMANI | М | |
| 7 | 1RV15CV125 | ASHAM HUSAIN | М | |
| 8 | 1RV16CV401 | ABHISHEK L | М | |
| 9 | 1RV16CV417 | RAGHAVENDRA K G | М | |

| 1 | 1RV15CV003 | ABHIJITTH S | М | |
|---|------------|----------------------------|---|-------------|
| 2 | 1RV15CV024 | DEEKSHITH P R | М | |
| 3 | 1RV15CV042 | LAKSHYA NIDHI | М | |
| 4 | 1RV15CV061 | PRAJWAL ALABURU | М | |
| 5 | 1RV15CV081 | SALONI DUGAR | F | Batch No. 3 |
| 6 | 1RV15CV105 | SUSHMITA MADIVALESH MURADI | F | |
| 7 | 1RV15CV126 | ASHWANI KUMAR SINGH | М | |
| 8 | 1RV16CV402 | MUJAWAR AHMEDRAZA MOULALI | М | |
| 9 | 1RV16CV418 | RAVUTAPPA KOLAKAR | М | |

| 1 | 1RV15CV004 | ACHINTYA JACHAK | М | |
|---|------------|-------------------|---|-------------|
| 2 | 1RV15CV025 | DEEPANSHU SWAMI | М | |
| 3 | 1RV15CV044 | MAHAVIR ASTIGIKAR | М | |
| 4 | 1RV15CV062 | PRAKHAR SAXENA | М | |
| 5 | 1RV15CV083 | SANDEEP KUMAR | М | Batch No. 4 |
| 6 | 1RV15CV107 | T S PRAJWAL | М | |
| 7 | 1RV15CV129 | DIVYANSHU RAJ | М | |
| 8 | 1RV16CV403 | AJJAYYA K P | М | |
| 9 | 1RV16CV419 | SADDAMHUSEN SONAR | М | |

| 1 | 1RV15CV005 | ADITHYA S N | М | |
|---|------------|---------------------------|---|-------------|
| 2 | 1RV15CV026 | DEVANABANDA KESAVA REDDY | М | |
| 3 | 1RV15CV046 | MOHAMMED ASAD ULLAH ALAM | М | |
| 4 | 1RV15CV063 | PRASHANT KISHLAY | М | |
| 5 | 1RV15CV084 | SANDEEP SHANTHINATH PATIL | М | Batch No. 5 |
| 6 | 1RV15CV108 | SAGAR T | М | |
| 7 | 1RV15CV130 | KUMAR SIDDHANT | М | |
| 8 | 1RV16CV404 | DILEEPA N | М | |
| 9 | 1RV16CV420 | SOHAIL P KHAN | М | |

| 1 | 1RV15CV006 | AKASH M | М | |
|---|------------|----------------------------|---|-------------|
| 2 | 1RV15CV027 | FARUQANWAR MYAGERI | М | |
| 3 | 1RV15CV047 | MOIDIN AFSAN | М | |
| 4 | 1RV15CV064 | PRATIK A VASANAD | М | |
| 5 | 1RV15CV085 | SANGAMESH GANGAVATI | М | Batch No. 6 |
| 6 | 1RV15CV110 | TEJA SAI KRISHNA MANIKONDA | М | |
| 7 | 1RV15CV131 | MOHAMMAD ASIF | М | |
| 8 | 1RV16CV405 | GANESH NADIGA D | М | |
| 9 | 1RV16CV421 | TEJASHWINI I Y | F | |

| 1 | 1RV15CV007 | AKASH MADANLAL AGARWAL | М | |
|---|------------|------------------------|---|------------|
| 2 | 1RV15CV028 | G PRANAV BHARADWAJ | М | |
| 3 | 1RV15CV049 | MRITYUNJAY KUMAR | М | |
| 4 | 1RV15CV065 | PRAVEEN M OSWAL | М | |
| 5 | 1RV15CV086 | SANGAMESH RAGHOJI | М | Batch No.7 |
| 6 | 1RV15CV111 | UDAY MISHRA | М | |
| 7 | 1RV13CV097 | RITESH KUMAR | М | |
| 8 | 1RV16CV406 | GURURAJ KURLE | М | |
| 9 | 1RV16CV422 | UDAY B K | М | |

| 1 | 1RV15CV008 | AMEENA LUBNA MUTALIB U | F | |
|---|------------|------------------------|---|-------------|
| 2 | 1RV15CV029 | GAURAV KUMAR SINGH | М | |
| 3 | 1RV15CV051 | NANDISH MAHESH BHATE | М | |
| 4 | 1RV15CV067 | R P ROSHAN | М | |
| 5 | 1RV15CV087 | SANJANA S | F | Batch No. 8 |
| 6 | 1RV15CV112 | VAISHAK | М | |
| 7 | 1RV14CV012 | ANU S PRASAD | М | |
| 8 | 1RV16CV407 | KOUSHIK SADANAND NAYAK | М | |
| 9 | 1RV16CV423 | VEERESH TURMARI | М | |

| 1 | 1RV15CV009 | ANAND BASAPPA DODADANNAVAR | М | |
|---|------------|----------------------------|---|-------------|
| 2 | 1RV15CV030 | GAUTHAM P PEETA | М | |
| 3 | 1RV15CV052 | NAVEEN K | М | |
| 4 | 1RV15CV068 | RACHAMALLU CHAITHANYA | F | |
| 5 | 1RV15CV089 | SAURABH SHRIVASTAVA | М | Batch No. 9 |
| 6 | 1RV15CV113 | VENKATESH BABU | М | |
| 7 | 1RV14CV037 | JUNAID KHAN | М | |

| 8 | 1RV16CV408 | LAVANYA S | F |
|---|------------|-----------|---|
| 9 | 1RV16CV424 | VINUTHA H | F |

| 1 | 1RV15CV010 | ANIKET SINGH | М | |
|---|------------|------------------------|---|--------------|
| 2 | 1RV15CV031 | GOURISH M NADUGADDI | М | |
| 3 | 1RV15CV053 | NIKHIL GURUSWAMY | М | |
| 4 | 1RV15CV069 | RAJ VEDHANTH G | М | |
| 5 | 1RV15CV090 | SAURABH SINGH KUSHWAHA | М | Batch No. 10 |
| 6 | 1RV15CV114 | VENKATESH PRASAD V | М | |
| 7 | 1RV14CV044 | KISHAN M N | М | |
| 8 | 1RV16CV409 | MADHUSUDHAN S | М | |
| 9 | 1RV16CV425 | VIVEKANANDAREDDY | М | |

| 1 | 1RV15CV011 | ANKIT KUMAR | М | |
|---|------------|-------------------|---|--------------|
| 2 | 1RV15CV032 | HARSH S JAIN | М | |
| 3 | 1RV15CV054 | NIKUNJ OSTWAL | М | |
| 4 | 1RV15CV070 | RAJAT VERMA | М | |
| 5 | 1RV15CV092 | SHASHANK S | М | Batch No. 11 |
| 6 | 1RV15CV115 | VIGNESH M S | М | |
| 7 | 1RV14CV062 | NAVEEN ALMAJE | М | |
| 8 | 1RV16CV410 | MAHIBOOB H KOTWAL | М | |
| 9 | 1RV16CV426 | YASARANEES NADAF | М | |

| 1 | 1RV15CV012 | ANKITH GOWDA H Y | М | |
|---|------------|------------------|---|--------------|
| 2 | 1RV15CV033 | HARSHITHA N | F | |
| 3 | 1RV15CV055 | NIPUN K H | М | |
| 4 | 1RV15CV071 | RAJU H V | М | |
| 5 | 1RV15CV096 | SHREYANSH BAID | М | Batch No. 12 |
| 6 | 1RV15CV116 | VIJAYANAND PATIL | М | |
| 7 | 1RV14CV064 | NIHAL SATISH | М | |
| 8 | 1RV16CV412 | NAMIT KUMAR A | М | |
| 9 | 1RV13CV400 | CHANDRAKANTH | М | |

| 1 | 1RV15CV016 | ASHRUT KUMAR GAUTAM | М | |
|---|------------|------------------------|---|--------------|
| 2 | 1RV15CV034 | ISHAN BAKSHI | М | |
| 3 | 1RV15CV056 | NITHIN M M | М | |
| 4 | 1RV15CV072 | RAMINENI RISHI KRISHNA | М | |
| 5 | 1RV15CV097 | SHUBHAM KUMAR AGARWAL | М | Batch No. 13 |
| 6 | 1RV15CV117 | VINAY KUMAR H S | М | |
| 7 | 1RV14CV118 | VAISHAK B H | М | |
| 8 | 1RV16CV413 | NIHAL D MASUR | М | |
| 9 | 1RV13CV403 | MAHESH M | М | |

| 1 | 1RV15CV018 | BALJIT SINGH KARNAVAT | М | |
|---|------------|-----------------------|---|-------------|
| 2 | 1RV15CV035 | JASTI HARSHA VARDHAN | М | |
| 3 | 1RV15CV057 | POORNIMA N | F | |
| 4 | 1RV15CV073 | RANJITH R N | М | Datah Na 14 |

| 5 | 1RV15CV099 | SHYAM RAMJI | М | Batch No. 14 |
|---|------------|-----------------|---|--------------|
| 6 | 1RV15CV118 | VINAY KUMAR I G | М | |
| 7 | 1RV12CV072 | ADISHWAR SINGH | М | |
| 8 | 1RV16CV414 | PANKAJ KIRAN | М | |

| 1 | 1RV15CV019 | BHARGAV | М | |
|---|------------|-----------------------|---|--------------|
| 2 | 1RV15CV036 | K V S PAVAN BHARADWAJ | М | |
| 3 | 1RV15CV058 | PRACHEER PRANAY | М | |
| 4 | 1RV15CV074 | RAUNAQ SABOO | М | Datah Na 15 |
| 5 | 1RV15CV100 | SIDDHARTH B S | М | Daten No. 15 |
| 6 | 1RV15CV120 | VISHWANATH B | М | |
| 7 | 1RV13CV001 | ABHAY TIWARI | М | |
| 8 | 1RV16CV415 | PRABHU | М | |

| 1 | 1RV15CV020 | CHANDRA MOHAN R | М | |
|---|------------|-----------------|---|--------------|
| 2 | 1RV15CV037 | KARTHIK R | М | |
| 3 | 1RV15CV059 | PRADEEP D | М | |
| 4 | 1RV15CV075 | ROHIT KABRA | М | Datah Na 16 |
| 5 | 1RV15CV101 | SRINIVAS R J | М | Datch No. 10 |
| 6 | 1RV15CV121 | VISIKHO ALBERT | М | |
| 7 | 1RV15CV422 | SOUDHAMINI D | F | |
| 8 | 1RV13CV409 | RAGHAVENDRA S | М | |

| 1 | 1RV15CV021 | CHETAN SANGANNA TUNGALAD | М | |
|---|------------|--------------------------|---|--------------|
| 2 | 1RV15CV038 | K G PUNYA KEERTHISH | М | |
| 3 | 1RV15CV060 | PRADEEP K KARANDI | М | |
| 4 | 1RV15CV076 | ROHITH S | М | Datah Na 17 |
| 5 | 1RV15CV102 | SRUJHANA P | F | Batch No. 17 |
| 6 | 1RV15CV123 | ABHISHEK MINOCHA | М | |
| 7 | 1RV15CV413 | MAHENDRA H K | М | |
| 8 | 1RV13CV411 | YALLALING | М | |

R.V. College of Engineering, Bengaluru – 59 (Autonomous Institution affiliated to VTU, Belagavi) Department of Industrial Engineering and Management Course: Major Project Code: 12IM81

<u>Project Batches – 2018-19</u>

| Batch | USN | Name of the student | Project Title | Place of Work | Internal Guide | External Guide |
|-------|------------|---------------------|---|--|-------------------------|---|
| | 1RV15IM040 | Rakshith Srujan | Productivity Improvement in | Aditya Birla Fashion | | Mohamed Rafi (Cluster |
| 1 | 1RV15IM034 | Pallavi.M | Cutting Section of Garment Manufacturing Industry | and Retail Ltd., Bengaluru | Prof. Shobha.N.S | Head), Abhilash (Factory Head) |
| | 1RV14IM065 | Yash Chaudhary | Quality Improvement Study to | Precision Drawell Pvt | Prof.Vivekanand S | Srikanth Dange, |
| 2 | 1RV15IM039 | Raghav K | Increase Production Volume | Ltd, Nagpur, Maharashtra | Gogi Prof.B. Nandini | Production Manager |
| 3 | 1RV15IM020 | Harith Talikota | Engineering Change Process Improvement | Ather Energy, Bengaluru | Prof.B. Nandini | Mr. Arindam Bannerjee, Director, Process Excellence |
| | 1RV15IM036 | Phani T Kethana | | Amphenol FCi, Bannerghatta, Bengaluru | Prof. Shobha.N.S | |
| 1 | 1RV15IM006 | Adhyayan | Improvement Studies on Fiber Optic Cable Assembly | | | Mr. Harish R E, Assistant Manager |
| - | 1RV15IM053 | Siddha | | | | |
| | 1RV15IM065 | Sagarika R | | | | |
| 5 | 1RV15IM025 | Malavika Menon | Application of Six Sigma Methodology to Non-Standard Royalty Payments | Cisco Systems India Pvt Ltd. | Dr.K.N. Subramanya | Mr. Rishi Singh, Manager- Software & Cloud GSM |
| 6 | 1RV15IM051 | Shwetha Kini | Transformation of Supplier Enrollment for Global Supplier Management | Cisco Systems India Pvt Ltd. | Dr.K.N. Subramanya | Ms. Neha Sharma, Project Specialist |
| 7 | 1RV15IM043 | Saloni Agarwal | Cost Estimation of Parts During Various Phases of Development Cycle | Mercedes Benz R&D, Bengaluru | Dr.Sunil R Y | Mr.Abhinav Dhakar, Senior Design Engineer |

| Batch | USN | Name of the student | Project Title | Place of Work | Internal Guide | External Guide |
|-------|------------|---------------------|---|---|---------------------------|---|
| 8 | 1RV15IM064 | Komal Chhajer | Development of Methodology to Validate Brake Hose Deformations in the Braking System of cars | Mercedes Benz R&D, Bengaluru | Dr.Vikram. N.B | Mr. Bharadwaj P, Product Design Engineer |
| 0 | 1RV15IM030 | Nakul Agarwal | Improving Productivity of | Gokaldas Exports, | Prof. Prashant.V | Mr. Gururaj. P |
| 9 | 1RV15IM056 | Sumangal Bhaiya | Cutting Section of a Garment | Bengaluru | Rao.K.V.S | Sr. Industrial Engineer |
| | 1RV15IM005 | Adarsh Gouli | | | | Dr Bindu |
| 10 | 1RV15IM028 | Mohammed Akeef | Enhancing the Customer | Narayana Nethralaya, | Prof B. Nandini | Chief operations Officer, Narayana Nethralaya, Bengaluru |
| 10 | 1RV15IM029 | Nagdev A R | Patient Call Handling System | Bengaluru | F101.D. Ivalidilli | |
| | 1RV15IM013 | Bharath S N | | | | |
| | 1RV15IM033 | P R Anusha | Design and Development of an | Aditya Birla Fashion and Retail Ltd., Bengaluru | Dr.Rajeswara Rao.K.V.S | Padma Priya , Head of Quality |
| 11 | 1RV15IM023 | Likitha R | Intelligent Prototype for Quality Improvement in a | | | |
| | 1RV15IM022 | Karthik.S | Garment Manufacturing Unit | | 1.00.11. 7.15 | |
| 12 | 1RV15IM057 | Sumedh Atul Bang | Digitalization of Education Loan Origination and Credit Decisioning | Kuliza Technologies Pvt Ltd, Bengaluru | Dr.N.S. Narahari | Uday Kiran reddy M , Director-Delivery |
| | 1RV15IM004 | Aby Babu | Exploratory Study of Bio- | | | Mr. Harsha Marigowda, |
| 13 | 1RV15IM045 | Sanket S | Medical Waste Management System | m.Verve, Bengaluru | Dr.Ramaa.A | Founder and Business Development Head |
| | 1RV15IM032 | Nithin Joshy | Development of a Smart Waste | | Prof. Bhaskar.M.G | Mr. Harsha Marigowda, |
| 14 | 1RV15IM035 | Pavan B | Collection Bin and System in | m.Verve, Bengaluru | Dr.C.K. Nagendra | Founder and Business |
| | 1RV15IM011 | Arpith C Patil | Hospitals | | Guptha | Development Head |
| 15 | 1RV15IM027 | Mayank Sagar | Market Basket Analysis and Recommendation Engine for Effective Target Marketing Using Prescriptive Analytics | MiQ Digital India Pvt Ltd., Bengaluru | Prof. V. Ravishankar | Ms. Rupsha Majumder, Regional Analysis Lead, West & Mid - West US |

| Batch | USN | Name of the student | Project Title | Place of Work | Internal Guide | External Guide |
|-------|------------|-----------------------|---|-------------------------|---------------------|------------------------------|
| | 1RV15IM002 | Abhash Singhal | Improving the Overall | Bal Pharma Ltd., | | |
| 16 | 1RV15IM014 | D Aniruddh | Productivity and Quality of the Operations, Production and | | Prof.Varna | Mr. Prithesh, |
| | 1RV15IM017 | Gaurav Jain | Packaging in a Pharmaceutical Industry | Bengaluru | | HR Head |
| 17 | 1RV15IM015 | Deshpande Srivatsa | Robotic Process Automation for Data Extraction from Management of Information System | KPMG | Dr.M.N. VijayaKumar | Mr. Jayant Singh, Manager |
| | 1RV15IM046 | Sejal Srikant B | Design and Development of | Shri Prabhulingeshwar | | Mr.Kyadhi, |
| 18 | 1RV15IM061 | Veerupakshayya | Tractor Mounted Sugarcane | Sugars & Chemicals ltd. | Dr.M.N. VijayaKumar | Head of Mechanical & |
| | 1RV16IM410 | Veeresh Ashok H | Harvesting Machine | Jamakhandi, Bagalkot | | Design Department |
| | 1RV16IM400 | Kishan Kumar | | | | |
| 10 | 1RV16IM401 | Krishnanda Naik | Design and Development of Bicycle Operated Water Purification System | RVCE | Dr.Rajeswara | |
| 19 | 1RV16IM405 | Shailesh M R | | | Rao.K.V.S | |
| | 1RV16IM406 | Shamanth R S | | | | |
| | 1RV15IM003 | Abhilash C R | | | Dr.N.S. Narahari | |
| 20 | 1RV15IM024 | M Abdul Haq | Design and Development of Exoskeleton for Lower | RVCE | | _ |
| 20 | 1RV15IM055 | Sriraksha M | Extremities | | | |
| | 1RV15IM058 | Tanay Bysani | | | | |
| | 1RV15IM041 | Rohan Kumar | | | | |
| 21 | 1RV15IM048 | Shivam Tyagi | Financial Portfolio | RVCF | Dr.Ramaa.A | _ |
| 21 | 1RV15IM062 | Vineet Dash | Armed Bandit Algorithm | RVCL | Prof.Archana.M.S | |
| | 1RV16IM403 | Raghavendra P | | | | |
| | 1RV15IM007 | Aditya Batham | | | | |
| 22 | 1RV15IM016 | Dibyansh Jalan | Pedecian of Last Mile Delivery | DVCE | Dr.K.N. Subramanya | |
| | 1RV15IM059 | Tarun Narayan | Redesign of Last wine Delivery | K V CE | | _ |
| | 1RV15IM060 | Tejas Kumar | | | | |

| Batch | USN | Name of the student | Project Title | Place of Work | Internal Guide | External Guide |
|-------|------------|---------------------|---|-----------------------|---|----------------------------------|
| | 1RV15IM031 | Nishchitha M | Predictive Analytics for the | | | |
| 23 | 1RV15IM044 | Samyukta R | Optimal Level Setting for the | DVCE | Dr.C.K. Nagendra | Dr. T K Subramanyam, |
| 23 | 1RV15IM052 | Shwetha R | Fabrication of Thin Film Solar | RVCE | Guptha | Research Centre, RVCE |
| | 1RV14IM066 | Shimnaz Ramzan | Cells | | | |
| | 1RV14IM049 | Shivamani N P | Ergonomic Redesign of Paint Brush for Pre Painting Activities | RVCE | Prof.Vivekanand S Gogi Dr.N.S. Narahari | _ |
| 24 | 1RV13IM065 | Nandishwar S P | | | | |
| 24 | 1RV14IM015 | Gavisiddana G | | | | |
| | 1RV15IM406 | Sandeep M | | | | |
| | 1RV15IM026 | Manoj K Y | | | Dr.C.K. Nagendra Guptha | Dr. Pallavi Wajapay Dr. Sneha |
| 25 | 1RV16IM404 | Raufmiyya | Redesign and Development of Standing Frame for Physically | RVCE in Collaboration | | |
| | 1RV16IM402 | Manu Kiran H K | Challenged Children | Physiotherapy. | | |
| | 1RV15IM009 | Akshay G Shetty | | | | |

| Internship (Placement) | 10 |
|------------------------------|----|
| Project (Inhouse) | 6 |
| Project (Industry) | 9 |
| Total No. of project batches | 25 |

| Total No. of Students | 64 |
|------------------------|----|
| Project (Industry) | 27 |
| Project (Inhouse) | 24 |
| Internship (Placement) | 13 |

R.V. College of Engineering, Bengaluru – 59 (Autonomous Institution affiliated to VTU, Belagavi) Department of Computer Science and Engineering Course: Major Project Code: 12IM81

UG PROJECT ACADEMIC YEAR 2020-21

| Batch No | Name of the Student | USN | Organization Name | Project Title | Internal Guide |
|----------|-----------------------|------------|---|--|--------------------------|
| 1 | Akash P | 1RV17EC008 | | Deep Compressive Sensing of Image and Video systems | Dr. M Uttara Kumari |
| - | Shashank C Mouli | 1RV17EC138 | | | |
| 2 | Nandini Mittal | 1RV17EC085 | | Design and Implementation of decision level sensor fusion for classification of signatures | Dr. M. Uttara Kumari |
| | DINDUKURTHI K SRAVANI | 1RV17EC042 | | Design and Implementation of Footsten and Vehical Classification | |
| 3 | Kavya G | 1RV17EC060 | | System using Deen Learning Algorithms | Prof. Sujata D. Badiger |
| | Y Sai Deepak Reddy | 1RV17EC186 | | | |
| | Tanushree G V | 1RV17EC172 | | | |
| 4 | Fadiyah mukhtar | 1RV17EC187 | | Collision avoidance for unmanned surface vehicle | Dr. Nethravathi K.A |
| | SHEIKH SAQIB FAYAZ | 1RV17EC142 | In-House | | |
| | ADVAITH ASHWIN HARISH | 1RV17EC006 | | | |
| 5 | M LIKITHA | 1RV17EC066 | | Obstacle detection in autonomous vehicles using 3D LIDAR point | Dr. Nethravathi K A |
| 5 | N SAI SUMANTH | 1RV17EC082 | | cloud data | |
| | REMIDI ROHITH REDDY | 1RV17EC122 | | | |
| | Ashuthosh N Bhat | 1RV17EC025 | | Channel characterization and measurement of different parameters | |
| 6 | Shreyans Gomes | 1RV17EC146 | | using LoBa technology for wireless underground channel network | Dr. Nethravathi K A |
| | Shyamanth R H | 1RV17EC151 | | using Loka technology for wheless underground channel network | |
| | Nidhi S Nair | 1RV17EC090 | | | Dr. PN JAYANTHI |
| 7 | Aditi Modi | 1RV17EC005 | | Automatic Image Annotation using Computer Vision | |
| | Mishma Toppo | 1RV17EC076 | | | |
| 8 | Nagesh B | 1RV17EC084 | QUALCOMM | Machine Learning for Audio Applications | Dr. M. Uttara Kumari |
| 9 | Sinchana G | 1RV17EC154 | Walmart labs | IR portal backend optimization using Sonarqube | Dr. Nethravathi K A |
| 10 | Deepika Anantharaman | 1RV17EC037 | DRDO (Defense Research and Development Organization) | Optimization of Irregular Sub Arrays for efficient Digital Beamforming in Large Phased Arrays | Dr. Nethravathi K.A |
| 11 | Srivaths JM | 1RV17EC164 | HPE - Aruba | Unified Communication and Collaboration Management | Dr. K S Geetha |
| 12 | Monica Eswar | 1RV17EC195 | HPE Aruba | Automation of Route convergence measurement of BGP with BFD | Dr. K S Geetha |
| 13 | Pradyumna C | 1RV17EC013 | Bosch | Vehicle Tracking without GPS | Dr.Nethravathi |
| 14 | Harshitha K | 1RV17EC051 | HPE | Design and Development of Smart City IoT Solution | Prof Sujata D Badiger |
| | Darshan Haragi L | 1RV16EC048 | | | |
| 15 | Mahith S | 1RV15EC078 | 1 | Infrastructure Optimization in Kubernetes Cluster | Prof. Sahana B |
| | Kushal Kalyan P M | 1RV16EC080 | T. 11 | | |
| | Pranshu Chaurasia | 1RV17EC107 | In-House | Companies between EACS Human aid Hand Davies and Sumbalia | |
| 16 | Preetham R | 1RV17EC109 | | Comparison between FACS Humanold Head Design and Symbolic | Prof. Arunkumar P Chavan |
| | Prabuddh M | 1RV17EC101 | 1 | Humanoid Head for Low-Cost Humanoid Design | |
| 17 | Deekshith Nayak | 1RV17EC035 | Endurance International Group | Migrating a Stateful Service to Openshift by using Operators | Dr. H V Ravish Aradhya |
| 18 | Ankitha | 1RV17EC017 | Samsung Semiconductor India Research | ISP CoreSIM framework for Design Verification | Dr. H V Ravish Aradhya |
| 19 | Prakash S Bhat | 1RV17EC105 | Sandvine | Internet traffic categorization, shaping and whitelisting based on IP Geolocation technology | Dr. Ramya S |
| 20 | Shriya Barpanda | 1RV17EC149 | Cisco | Controller Service and Kong API Gateway for Controller Framework | Dr. Ramya S |
| 21 | Sudheendra Hegde | 1RV17EC167 | Cisco Systems (India) Pvt. Ltd. | Configuration Change Notification Using Syslog Messages | Dr. Ramya S |
| 22 | Arpitha O Naik | 1RV17EC023 | Qualcomm | Integration and design verification of the ID cores on a SoC | Prof Arunkumar Chavan |
| 23 | Elizabeth Kuruvilla | 1RV17EC044 | | integration and design vernication of the records off a Soc | |

| 24 | Rohan Antony Viji | 1RV17EC127 | ΕΔΝΠ <u></u> Ω ΙΝDΙΔ ΡΥΤΙ ΤΟ | Design and Implementation of Industrial Robots for Factory | Prof Arunkumar Chavan |
|----|------------------------|--------------|------------------------------|--|--------------------------|
| 24 | | IKVI/ECI2/ | | Automation | 1101. Afulkullar Chavali |
| | AKSHAY.M.S | 1RV13EC015 | | | |
| 25 | MAMATA | 1RV15EC413 | | Automated terrain surveying using a remote controlled robot | Dr. Nagaraj Bhat |
| | PRAJWAL | 1RV16EC114 | | | |
| | Hamsa G | 1RV18EC406 | | Computer Vision Based IoT Enabled Grane Fruit Disease | |
| 26 | Nayana V | 1RV18EC413 | In-House | Detection and Monitoring System | Prof. Mahendra B M |
| | Shahista Kousar | 1RV18EC427 | | | |
| | Darshan S Gowda | 1RV18EC403 | | Grape Morbidity Detection and | |
| 27 | Karthik S S | 1RV18EC408 | | Medication | Prof Mahendra B M |
| 27 | Kiran V | 1RV18EC409 | | included to h | |
| | Saurabh Kumar | 1RV18EC425 | | | |
| | PAURUSH GUPTHA | 1RV17EC097 | | | |
| 28 | RISHIKESH NANDA | 1RV17EC125 | o9 Solutions | Time Series Forecasting to predict Stock trends | Dr. Nagaraj Bhat |
| | SAGAR.T | 1RV17EC133 | | | |
| | Rakshata Karligannavar | 1RV17EC119 | Hewlett Packard Enterprise | Design and Development of A Federated Service | |
| 29 | Vorsho Kullcorni | 1DV17EC177 | Hawlatt Dealcord Enterprise | Automated deployment and configuration of NetworkOrchestrator | Dr.Nagaraj Bhat |
| | varsna Kuikarni | IKVI/ECI// | Hewlett Packard Enterprise | for monitoring and managing SAN | |
| 20 | Destar Con | 101/17E 0120 | D.1. | Design and Development of NFC-Enabled Rakuten Pay Mobile | D. N DL . (|
| 30 | Kosnni Sen | IRV1/EC128 | Rakuten | Application | Dr. Nagaraj Bhat |
| 31 | Sonali Ajit Karki | 1RV17EC159 | Cisco | Router Components Cataloging System | Dr. Kiran V |
| 32 | Sowianya M | 1RV17EC160 | Cisco Systems | Design and Implementation of a Simulator for Routers | Dr. Kiran V |
| 33 | Niveditha.V.K | 1RV17EC096 | CISCO | Designing a tool for automatic software upgrade in data centers | Dr. Kiran.V |
| | | | | Implementation of routing process on NLP part of LINA in | |
| 34 | Prajwal S Telkar | 1RV17EC104 | Cisco Systems | Firepower Threat Defense | Dr. Kiran V |
| 35 | RAHUL RAJ D N | 1RV17EC116 | CISCO | Decoupling Signaling and Media Planes into different containers | Dr. Kiran V |
| 36 | Rakshak Udupa T S | 1RV17EC118 | | BIST with Adaptive Low Power TPG and Optimized ORA for a | Prof Namita P |
| 50 | Shashank K Holla | 1RV17EC139 | | Start-Up Sequence Controller of a Mammography Machine | |
| 37 | Mahesh Bhat K | 1RV17EC069 | | Design of ATPG Simulation Tool with UI | Prof. Namita P |
| | Siddharth P | 1RV15EC148 | | | |
| 38 | Shashank S | 1RV16EC144 | In-House | Design and development of Electronic nose for Explosive | Prof Neeta Malvi |
| 50 | Saketh Saran M | 1RV16EC139 | | Chemical Detection. | |
| | Shreyas BM | 1RV15EC140 | | | |
| 30 | Abhinav S | 1RV17EC003 | | Design of Trans Impedance Amplifier | Dr. Nithin M |
| 37 | Nithin Kumar B G | 1RV17EC094 | | Design of Trans impedance rimpriner | |
| 40 | Bishwapa Sanyal | 1RV17EC193 | Microchip Technology | Verification of Firmware based NVMe Host | Prof. Namita P |
| 41 | NISCHITH T R | 1RV17EC093 | Ansys | | Prof. Namita P |
| 42 | Spoorthi G Gojanur | 1RV17EC161 | Qualcomm | UPF based Design and Synthesis of Low Power Techniques in a SoC having DVFS and Power Islands | Dr. Shylashree N |
| | | | | Characterization Of ADC And PMBus In Power ICs In a Test | |
| 43 | Ananth G S | 1RV17EC194 | Texas Instruments | | Dr. Shylashree N |
| | | | | Environment Using Eagle Tester | - |
| | Sarvesh Shashidhar | 1RV17EC137 | | | |
| 44 | Rakshit I C | 1RV17EC120 | AthenaHealth | Technological Solutions for Healthcare Industry | Dr. Shylashree N |
| 15 | | 1RV1/EC120 | 0.1 m 1 | | |
| 45 | FIRDOSH A D | IRV18EC404 | ColorTokens | | |
| 46 | | 1KV1/EC0/3 | Coloriokens | Automation in testing for network security | Prof. Neeta Malvi |
| 4/ | SHKIDHAK P PKABHU | IKVI/ECI48 | Colortokens | | |
| 48 | Sonan S A | IRVI/ECI58 | Color Lokens | | |
| 40 | SHIVANS GUPIA | IKVI/ECI43 | + | Design and Development of Hybrid Algorithm for Interactive | Dr. Abbau Dashaan 1 |
| 49 | Sachin Goyal | IKVI/ECI3I | 4 | Recolouring of Wall. | Dr. Abhay Deshpande |
| | raizan Munazeer | 1KV1/EC045 | 4 | - | |
| | U.V. Keerini | 1KV1/EC046 | + | Commission Manifesting And Develop Control OCT | |
| 50 | Kamya. N | IKVI/ECI2I | ļ | Comprehensive Monitoring And Remote Control Of Therapeutic | Dr Abhay Deshnande |

| 50 | Suchitra. N. S | 1RV17EC166 | | Exoskeleton For Muscular Dystrophy Physiotherapy | DI. Abhay Desilpande |
|----|----------------------------|--------------|-------------------------|--|---------------------------------------|
| | Ramya. B | 1RV18EC420 | | | |
| | Singa Reddy Bhagya Lakshmi | 1RV17EC155 | | Design and development of an | |
| 51 | Siri S Gowda | 1RV17EC156 | | algorithm to detect and diagnose | Dr. Abhay Deshpande |
| | Trisha A | 1RV17EC174 | | the Parkinson's disease | |
| 52 | Nitin Kumar Ojha | 1RV17EC095 | | Solar Doword Agribat with Multiple operations | Dr. Abbay Doshpanda |
| 52 | Manjunath G | 1RV17EC071 | | Solar Powered Agribot with Multiple operations | DI. Abilay Desilpande |
| 52 | SHUBHANKAR | 1RV16EC155 | | Detection and Classification Of Maligious UDLs and Wahsites | Dr. Brokosh Biswagar |
| 55 | SIDDHARTHA BHAUMIK | 1RV16EC156 | | Detection and Classification Of Mancious ORLs and websites | DI. Flakasii Biswagai |
| | SHIVANSH BISHEN | 1RV17EC144 | In-House | Signature Image Hiding in Colour Image using Stegeneorephy and | |
| 54 | Saloni Rao | 1RV16EC140 | | Signature image Humg in Colour image using Steganography and | Dr. Prakash Biswagar |
| | Paurav Malik | 1RV16EC107 | | Cryptography based on Digital Signature Concepts | |
| | Amisha Singh | 1RV17EC011 | | | |
| 55 | Nandini S | 1RV17EC086 | | Prevention of phishing attacks on online voting systems using | Dr. Brokesk Dissueses |
| 55 | Pawana S | 1RV17EC098 | | Visual Cryptography | Dr. Prakasn Biswagar |
| | Supriya C | 1RV17EC169 | | | |
| | Dhanush U | 1RV17EC038 | | | |
| FC | Prasannasai S H | 1RV17EC108 | | Secure File Transfer over Virtual Machine Instances using Hybrid | |
| 56 | Raghavendra H M | 1RV17EC112 | | Encryption Technique | Dr. Prakash Biswagar |
| | Sandur Shreesha | 1RV17EC136 | | | |
| | Anilkumar M G | 1RV18EC400 | | | |
| | Karibasaveshwara TG | 1RV18EC407 | | Detection of Diseases in Arecanut using Conventional Neural | |
| 57 | Pavan HK | 1RV18EC416 | | Networks | Dr. Abnay Desnpande |
| | Sainath Urankar | 1RV18EC422 | | | |
| 58 | Neha Suresh | 1RV17EC087 | IISc | Predicting Groundnut plant disease using CNN models | Prof. Roopa J |
| 50 | | 101/175 0001 | | Design and Development of Contactless Liquid Level Sensing | |
| 59 | Nikhil Chandra BS | IRV1/EC091 | Cypress Semiconductors | using CapSense® | Prof. Roopa J |
| 60 | Anubhav Dinkar | 1RV17EC019 | Nutanix | | Dr. Prakash Biswagar |
| | RANJITH A C | 1RV17EC423 | | Modeling and Simulation of Battery Management System for | |
| 61 | SACHIN K M | 1RV17EC426 | | Flectric Vehicles | Dr. KARIYAPPA B S |
| | RAVI P BHOVI | 1RV14EC126 | | | |
| | MANJUNATHA R | 1RV17EC072 | | | |
| 62 | AKASH | 1RV17EC007 | | Implementation of sparse techniques for mimo channel estimation | Dr. P.N. Javanthi |
| 02 | S RAMITH | 1RV17EC130 | In-House | implementation of sparse techniques for minio channel estimation | |
| | SOURAB M | 1RV16EC161 | | | |
| | NAGARJUN J | 1RV14EC093 | | | |
| 63 | NEELANSH GUPTA | 1RV14EC096 | | Design and Analysis of E and F Shaped MSPA | Dr. P.N. Javanthi |
| 05 | VARUN S | 1RV14EC179 | | | Di. i iv sayantin |
| | VINAY RAJASHEKAR | 1RV16EC182 | | | |
| 64 | Bhargav N | 1RV17EC028 | Epsilon | Real time office Seat Management System | Dr Jayanthi P N |
| 65 | Abhayakumara S Basutakara | 1RV17EC001 | Athenahealth | | Dr. Jayanthi P N |
| 66 | Juhie Fadnavis | 1RV17EC054 | Qualcomm | Physical Design Implementation of a Hard Macro in a DDR Subsystem of a Snapdragon SoC | Dr. B.S. Kariyappa |
| | Lavanya B S | 1RV18EC410 | | | |
| 67 | Anusha D | 1RV18EC401 | In-House | Kannada script Analysis in E-Governance | Prof. Rajith B. K |
| | Shivanad Rugi | 1RV18EC410 | | | , , , , , , , , , , , , , , , , , , , |
| 68 | Prachii K. | 1RV17EC102 | Outdu Mediatech | | Dr. Shushrutha K S |
| (0 | Udbhav Vikas | 1RV17EC175 | | Demand Planning Solution for Cosmetic | Deef Debini Hellile |
| 69 | Karthik Sunil | 1RV17EC057 | 09 SOLUTIONS | Industry using o9 Platform | PTOL KOMINI HAIIIKAF |
| 70 | Ankith Kumar Rathore B | 1RV17EC016 | Signaltron (Signalchip) | · ~ | Prof. Rohini Hallikar |
| 71 | Ammati Vinaykumar | 1RV17EC012 | ZS Assosciates | Segmentation and call planning exercise for Oncology therapeutic area | Prof. S Praveen |

| 72 | Nafisa Ali | 1RV17EC078 | 75 ASSOCIATES | Developing a UI based on classification of theauptic areas based on Prof. S Prayeen | |
|---|---------------------------------|-------------|--|---|-------------------------|
| 12 | | IK VI/EC0/8 | 25 ASSOCIATES | Streamlit Based Application | |
| 73 | Vijavalaxmi Nuchchi | 1RV17EC179 | SAP Labs | Development of mediation and charging tools for CPEA | Prof S Praveen |
| 15 | · juyataxini i vuoneni | interio | | Consumption model | |
| | Mahesh Chandru C | 1RV17EC070 | | | |
| 74 | Pramath Bharadwaj S | 1RV17EC106 | Cognizant | Customization of ITSM module using Service Now platform | Prof Rajith B K |
| , , | Rahul J | 1RV17EC114 | Coginizant | Customization of Hold module using Service How platform | 11011 Fugiul 2111 |
| | Rahul Ratnu Chavan | 1RV17EC117 | | | |
| 75 | Nekkanti Visaal | 1RV17EC088 | TESSRAC | Heart disease detection using machine learning | Prof. Rajith B. K |
| 76 | Snehal Rajesh Lalage | 1RV17EC157 | Qualcomm | SysMonApp | Dr. Mahesh A |
| 77 | SAHIL VIDAY SINGH | 1RV17EC188 | Cardinal Health | Mobile App test Automation | Dr. Mahesh A |
| 78 | Rhutu Kallur | 1RV17EC123 | Whatfix | | Prof. Sujatha D Badiger |
| 79 | Chayank S | 1RV17EC032 | Phone Pe | | |
| 80 | Suhas T M | 1RV17EC168 | HPE | CI/CD devops | Prof. Sowmya Nag K |
| 81 | Sandesh Krishna Shetty | 1RV18EC423 | Analog Devices | Validation of Wireless Battery Management System (wBMS) | Prof. Sowmya Nag K |
| 82 | Mayuka C | 1RV17EC074 | HPE | Automation Testing on HPE OneView | Dr. Geetharani P |
| 92 | D-h:(Maradh: | 1DV17EC179 | UDE | Automation in Order Processing | Dr. Caathanani D |
| 83 | Ronit veeradni | IRVI/ECI/8 | HPE | | Dr. Geetharani P |
| | Geethanjali S | 1RV18EC405 | | | |
| 84 | Lavanya S | 1RV18EC411 | 1 | A real time distress monitoring system for geriatric people | Dr. Srividya P |
| | Priyanka Vinayaka Bhandari | 1RV18EC417 | In House | | |
| | Rakshitha N D | 1RV18EC419 | In-House | | |
| 85 | SEEMA A S | 1RV18EC426 | | Bank locker security system | Dr. Srividya P |
| | SANDUR ANITHA | 1RV18EC424 | | | |
| 96 | Chandana | 1DV17EC020 | Compage Somigon ductors | Performing Logic Equivalence Check and Low Power Check on an | Dr. Snividvo B |
| 86 | Chandana | IKVI/EC050 | Cypress Sennconductors | ASIC design | Dr. Srividya.P |
| 87 | Chetan | 1RV17EC033 | Analog Davices India Privata Limitad | Validation of Wireless Battery Management System (wBMS) - Gen | Prof Sujatha Hiremath |
| 87 | Chetan IRV1/EC055 | IK VI/EC033 | Analog Devices India Private Limited | 2 | FIOL Sujatila Internati |
| 88 | Shravan M. Jakkannavar | 1RV17EC145 | Tayas Instruments | Design and Characterization of Level shifter cell library for hpa9 | Prof Sujatha Hiremath |
| 00 | Shravan Wi Jakkannavar | IK VI/ECI45 | | process | |
| | Akshay Narayan Pai | 1RV17EC010 | | | |
| 89 | Vinay Varma Bhupathiraju | 1RV17EC181 | Amagi Media Labs Pvt. Ltd | Real Time implementation of HDR Deinterlacing | Prof. Sahana B |
| | Karthik | 1RV17EC056 | | | |
| 90 | Dandolu Chetan Karthikeva Reddy | 1RV17EC034 | Hewlett Packard Enterprise | PLDM Framework development to simulate PLDM | Prof Sahana B |
| ,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,, | Dandolu Chetan Karunkeya Reddy | IKV1/LC034 | newieu i ackaru Enterprise | Implementations on PLDM Capable devices | 1101. Salialia D |
| 91 | Gautham S | 1RV17EC047 | Infinite Computer Solution India Limited | | Prof. Sahana B |
| ,,, | M Abhijit | 1RV17EC065 | minite computer bolution main Emitted | | |
| 92 | Soudri Sai Vishnu | 1RV17EC197 | Cisco Systems | Enhancement of observability in WebEx contact center | Prof. Sahana B |
| | Arjun Kankanavadi | 1RV18EC402 | 1 | | |
| 93 | Rajkumar | 1RV18EC418 | In-House | | Prof Deenika P |
| 15 | Jafar Sharif | 1RV17EC411 | in House | | |
| | Jagdeesh Kishore | 1RV14EC059 | | | |
| 0/ | Swaroon | 1RV17EC171 | Analog Davicas India Privata I td | Safety application with ADI SIMD processor using 3D ToF | Prof Deepika P |
|)4 | Swaroop | IK VI/ECI/I | Analog Devices India Filvate Etd | | Пол. Бееріка Г |
| 95 | Poornima Asuti | 1RV17EC100 | Signaltron Systems Pyt I td | GSM/WCDMA/LTE hased Remote Radio Head applications | Prof Deepika P |
| 96 | Peddi Saurabh | 1RV17EC099 | Signation Systems I vi. Ext. | Contra applications | |
| 97 | Vishnu Teja Raju G | 1RV17EC182 | Qualcomm | Design of BC Dataset of TDPM using CRDL | Dr. Shilpa D R |
| 98 | Anirudh Kashyap | 1RV17EC014 | Texas Instruments | Design for Testability | Dr. Shilpa D R |
| 99 | Divyananthan C | 1RV17EC043 | Qualcomm | Static Timing Analysis for PD Signoff | Dr.Shilpa D R |
| 100 | Shreyas Rao | 1RV17EC147 | Analog Devices India | Verification of Vital Sign Monitoring platform using C++ SDK | Dr. Shilpa D R |
| 101 | GOLLAMUDI SAI SRIKAR | 1RV17EC048 | Cypress Semiconductor | PSoC Full chip verification | Prof. Sowmya KB |
| 100 | Kanin Mathani | 1DV17E0061 | Cypress Semiconductors (An Infineon Technologies | | |
| 102 | Kevin Matnew | 1K V1/EC001 | Company) | | PTOL SOWMYA K.B |

| 103 | Siddarth Sai Amruth Yetikuri | 1RV17EC152 | Analog Devices | Implementation of TIE functions in Xtensa processor for | Prof. Sowmva K B |
|-----|------------------------------|-------------|---|--|--------------------------------|
| | | | | performance enhancement of chip | |
| | CHARU LATKAR | 1RV17EC196 | - | | |
| 104 | SOUBHIG SHOME | 1RV14EC159 | | Railway Track Monitoring System using Machine Learning | Prof. Ravishankar Holla |
| | RIshan Rai | 1RV15EC120 | | | |
| | PRATEEK | 1RV14EC112 | | | |
| 105 | NITIN KUMAR | 1RV16EC416 | In-House | Disease Prediction by Machine Learning | Prof SUBRAHMANYA KN |
| 105 | BANNAPPA | 1RV16EC401 | III-110use | Disease i rediction by Machine Learning | |
| | SARAVANA V | 1RV16EC431 | | | |
| 106 | Tharun Sivakumar | 1RV17EC173 | ABB | | Prof. Ravishankar Holla |
| 107 | Amrathesh | 1RV17EC192 | ARM Embedded Technologies Private Ltd. | Architecture Compliance Kit on Arm based servers | Dr. Govinda Raju M |
| 108 | Arpita S.K | 1RV17EC022 | ARM Embedded Technologies Private Ltd. | Design and development of Fixed Virtual Platforms | Dr. Govinda Raju M |
| 100 | Maanas M D | 1RV17EC067 | | Development of an automated test framework for Mentor | |
| 109 | Sahana K S | 1RV17EC190 | Mentor Graphics | Embedded Linux based products | Dr. Govinda Raju M |
| 110 | Nagendra Kumar Jamadagni | 1RV17EC083 | Qualcomm | Reduction in Communication Overhead in Heterogeneous | Dr. Govinda Raju M |
| | | | | Fisher comment and devide ment of FOTA mechanics tool for | |
| 111 | Srayan Sankar Chatterjee | 1RV17EC163 | | Ennancement and development of FOTA packaging tool for | Prof. Subrahmanya K N |
| 110 | | 101/1700105 | Rober Bosch Business and Engineering solution | software updation in ECUs | |
| 112 | VIVEK Thomas Matthew | IRV1/EC185 | Quaicomm | Design and Automation of Floorplan for SoC at Subsystem Level | Prof. Subrahmanya K N |
| | Mahantesh Magi | 1RV17EC068 | | | |
| 113 | Rahul.M.G | 1RV17EC115 | - | Development of printed CNT/Metal Oxide Nanocomposite thinfilm | Dr Ramavenkateswaran N |
| _ | Sammed Endoli | 1RV17EC135 | | for sensor and device application | |
| | Srujan R Rajanalli | 1RV17EC165 | | | |
| | Niranjan V | 1RV18EC415 | | | |
| 114 | Vinaykumar G | 1RV18EC435 | In-House | PLC based Intelligent Storm Drain Cleaning System | Prof Pratibha K |
| 114 | Vinay M | 1RV17EC180 | | | |
| | Vinay B | 1RV18EC434 | | | |
| | Nishant Agrawal | 1RV17EC189 | | | |
| 115 | Kumar Shashank | 1RV17EC063 | | Objective Function Estimation | Dr Ramavenkateswaran N |
| | Shashank.R.S | 1RV17EC140 | | | |
| 116 | Praneeth Reddy M | 1RV17EC077 | HPE | FrontEnd GUI using react is | Prof. Sujata Priyambada Mishra |
| 117 | Mayur Raj Singh Chouhan | 1RV17EC075 | zs associates | | Prof Sujata Priyambada Mishra |
| | Abhinav Agarwal | 1RV17EC002 | | | |
| | Abhishek H Chachadi | 1RV17EC004 | | DESIGN OF SUBSYSTEMS IN A 2-WHEELER ELECTRIC VEHICLE | |
| 118 | Akshay Kumar Singh | 1RV17EC009 | Bosch | | Prof. Pratibha K |
| | Sabit Auti | 1RV18EC421 | • | | |
| | Rithwik Goel | 1RV17EC126 | | | |
| 119 | Hardik Devrangadi | 1RV17EC050 | PwC | Feature implementation, Testing & Analytics in Property & | Prof. Pratibha K |
| , | Vishnusai Reddy Tadiparthi | 1RV17EC183 | 1 | Casualty Core Insurance Systems | |
| 120 | | 10111720100 | | Schematic and Physical Design of a high-speed, low-power | |
| 120 | Nagaraj N | IRV17EC079 | Signalchip Innovations | Custom library for RISC-V processors | Dr. Nithin M |
| 121 | Nagaraja Sekhar Uppugunduri | 1RV17EC080 | Texas Instruments | Reliable selection of Hot Swap FETs for high power designs | Dr. Nithin M |
| | NIRMALA J P | 1RV17EC417 | | | |
| 122 | SACHIN B | 1RV15EC122 | In-House | Retrofitment of electronic system for enhanced safety features | Dr.Usha Rani K |
| | VIDYA D S | 1RV17EC433 | | | |
| 123 | Aniruddh M | 1RV17EC013 | Qualcomm | Simulate video dejitter buffer behavior from existing logs collected from network | Dr. Usha Rani.K.R |
| 124 | Anjana Mahaveer Daigond | 1RV17EC015 | Tejas Networks | Induction of 75GHz Channel Spaced Optical Add-Drop MDU in C- band | Dr. Usha Rani.K.R |
| 125 | Bille Giriteja | 1RV17EC029 | Epsilon | | Dr. Usha Rani.K.R |
| 126 | Karan Bantia R | 1RV17EC191 | SAP labs | implementation and integration of alternative clauses in enterprise contravt assembly | Prof. Chethana G |
| 127 | Vajra R Singh | 1RV17EC176 | RBEI | Design of DC-DC converter for automotive telematics | Prof. R Sindhu R |
| 128 | Purushottam Joshi | 1RV17EC111 | RBEI | Battery Management system for Electric vehicles | Prof. R Sindhu R |
| | | | | , | |

| 129 | Rahul Desingh S | 1RV17EC113 | Bosch | Automation of sensor testing | Prof. R Sindhu R |
|-----|------------------------------|--------------------------|--------------------------------------|---|----------------------|
| 130 | Sindhu T S Sneha Jain H D | 1RV18EC430 1RV18EC431 | - | Design and Development of Functionalized CNT an rGO based | Dr Rajani Katiyar |
| | Vidyashree V | 1RV18EC433 | 1 | Thin Film Sensor for Mercury Ion Detection | |
| 131 | Ankur | 1RV17EC018 | Qualcomm | Improving the performance of Hardware adaptive filter | Dr. Veenadevi |
| 132 | SR. Ahrthi | 1RV17EC162 | Telstra | On prem cloud solution for virtual network functions | Dr. Rajani Katiyar |
| 133 | Vishwas V | 1RV17EC184 | Samsung Semiconductor India Research | Validation of SFR and SRAM testing using UVM RAL model | Dr. Rajani Katiyar |
| | Apoorvaditya Singh | 1RV17EC021 | | | |
| 134 | Dhanyashree R Prasad | 1RV17EC039 | Infinite computer solutions | Cloud storage auditing with deduplication with strong privacy | Prof. Anusha L S |
| 134 | Dileep Kumar B.C | 1RV17EC041 | | protection | |
| | Samiksha Rana Singh | 1RV17EC134 | | | |
| 135 | Nidhi Ravi | 1RV17EC089 | Kuliza Technologies | Providing Digital Solutions in Lending-SME Loan Product | Prof. Anusha L S |
| 136 | Nikhil G Mudakavi | 1RV18EC414 | Publicis Sapient | Inventory Management Website for maintenance of the corporate computer equipment's. | Prof. Anusha L S |
| | HK Kiran Kumar | 1RV17EC049 | | Deployment of Static analysis tool in CUCD pipeline and | |
| 137 | K Subrahmanya | 1RV17EC055 | Cisco Systems India Pvt Ltd | developing a SAN Simulator GUI | Prof. Shwetha Baliga |
| | Kavana R | 1RV17EC059 | | | |
| 138 | N R Pavan Santosh | 1RV17EC092 | BOSCH Limited | Vehicle Driver Model for Powertrain parameters estimation | Prof. Shwetha Baliga |

R.V. College of Engineering, Bengaluru – 59 (Autonomous Institution affiliated to VTU, Belagavi) Department of Computer Science and Engineering Course: Major Project Code: 18CS81 – Inhouse Projects

| Sl No | USN | Name | Project Title |
|-------|------------|------------------------|---|
| | 1RV19CS098 | Navnith Bharadwaj | |
| 1 | 1RV19CS006 | Aditya Singh | Fire detection on drone captured images using |
| 1 | 1RV19CS010 | Akshay Kumar Nalatawad | ensemble learning |
| | 1RV19CS185 | Vijay Raghav | |
| 2 | 1RV19CS117 | Praneeta Immadisetty | Implementation of optimized image processing |
| 2 | 1RV19CS084 | Manali M Ranade | library using opencl |
| 2 | 1RV19CS032 | Ayush Dubey | Art concretion using orbitromy style transfer |
| 3 | 1RV19CS134 | Sagarika M D | Art generation using arbitrary style transfer |
| | 1RV19CS115 | Prajwal Vijay Kamble | |
| 4 | 1RV19CS163 | Srikantha M L | Decentralized aroundfunding using blockshein |
| | 1RV19CS184 | Vijay Kumar S | Decentralized crowdrunding using biockchain |
| | 1RV19CS187 | Vishnu B G Bharadwaja | |
| 5 | 1RV19CS007 | Akansha Banerjee | Hierarchical block chain design for e-voting |
| 5 | 1RV19CS120 | Priyanshu Kumari | system |
| | 1RV19CS075 | Koushik B N | |
| 6 | 1RV19CS090 | Mohammed Rafiq BI | Decentralized crowdfunding using blockshein |
| 0 | 1RV19CS127 | Revanth K | Decentralized crowdrunding using bioekenam |
| | 1RV18CS147 | Shabaaz Ahmed | |
| | 1RV19CS026 | ASHFAQ HUSSAIN SYED | |
| 7 | 1RV19CS024 | ARYAN RAJ SINHA | Design and development of neend mattress |
| / | 1RV19CS034 | AYUSH RAJ SINGH | ecommerce portal with ar/vr features |
| | 1RV19CS036 | B MITHRA VARUN | |
| | 1RV19CS063 | Jagruth H | |
| o | 1RV19CS174 | Thoyaj Shankar | Ai assisted classification of rice diseases and |
| 0 | 1RV19CS051 | G Mahikshith | insect pest for crop growth management |
| | 1RV19CS192 | Yogesh K N | |

UG PROJECT ACADEMIC YEAR 2022-23

| | 1RV20CS400 | Akshay R M | | |
|----|------------|------------------------|---|--|
| 0 | 1RV20CS404 | Ganavi G R | Emotion based music recommendation system | |
| 9 | 1RV20CS405 | Imran Nazeer Ulla Khan | using deep learning | |
| | 1RV20CS412 | Raghu L | | |
| | 1RV19CS089 | Mohamed Moin Irfan | | |
| 10 | 1RV18CS121 | Prerana Shekar M S | Synthetic underwater image data set generation | |
| 10 | 1RV19CS122 | Purnodeep Rajankar | using deep neural networks | |
| | 1RV18CS146 | Sathvik Gowda M | | |
| | 1RV18CS176 | SUKRIT THAKRAN | | |
| 11 | 1RV18CS047 | CHINMAY MIRANI | A deep relevance matching model for ad-hoc | |
| 11 | 1RV19CS003 | ABHISHEK KUMAR | retrieval | |
| | 1RV18CS014 | AKSHAY H | | |
| 10 | 1DV10C2079 | Kumar Brakhar | Crop yield prediction and fertilizer | |
| 12 | 18 19 50/8 | Kullar Prakliar | recommendation | |
| 13 | 1PV10CS124 | Pachit Dwiyadi | Automating and scaling of wireless devices and | |
| 13 | 1KV19C5124 | Kachit Dwivedi | features using network virtualization | |
| | 1RV19CS070 | Keerthan Kumar A | | |
| 14 | 1RV19CS091 | Mohammed Zaid Sikander | Adaptive anomaly detection system for software defined networks | |
| | 1RV19CS101 | Nikhil V Hegde | | |
| | 1RV19CS109 | Omprakash | | |
| | 1RV19CS015 | Aman Kumar | Voice based email system for visual impaired | |
| 15 | 1RV19CS407 | Nethravathi T | voice based eman system for visual imparted | |
| | 1RV18CS428 | Ranjith Kumar M E | using ai | |
| | 1RV17CS109 | Pramod H P | | |
| 16 | 1RV18CS141 | Sachin | Alzheimer's disease prediction using convolution | |
| 10 | 1RV19CS030 | Avyakth M | neural network | |
| | 1RV20CS402 | Charan Kumar V M | | |
| 17 | 1RV19CS097 | NAMYA LG | Cloud notive enpressed to date governmence | |
| 17 | 1RV19CS100 | NIDHI GK | Cloud native approach to data governance | |
| | 1RV19CS142 | Settipalle Sahithi | Emergency tweat actogorization and | |
| 18 | 1RV19CS147 | Shashwat Sahu | prioritisation system using bort | |
| | 1RV19CS180 | Vasudev Seth | phonusation system using bert | |
| 19 | 1RV20CS411 | P Kushala | Fish detection and classification using yolov7 | |
| | 1RV20CS406 | Kishor Manahoar Adde | Underwater naval Mines Detection Using Deep | |

| 20 | 1RV20CS408 | Mahantesh Kamate | Convolution |
|----|------------|-------------------------|----------------|
| | 1RV20CS416 | Swaraj Sanjay Somanache | Neural network |

R.V. College of Engineering, Bengaluru – 59 (Autonomous Institution affiliated to VTU, Belagavi) Department of Computer Science and Engineering Course: Major Project Code: 18CS81 – Inhouse Projects

| Sl No | USN | Name | Project Title |
|-------|------------|------------------------------|---|
| 1 | 1RV19CS001 | Abdur Rahaman | Customizable Benefits Management Solution |
| 2 | 1RV19CS002 | Abhay H Kashyap | Device Firmware Update and its application in Voice and Music |
| 3 | 1RV19CS004 | Adarsh Ramakrishna Hegde | Scout open data architecture for work graph |
| 4 | 1RV19CS005 | Adithi Viswanath | Firmware Development on Cloud AI 100 accelerator |
| 5 | 1RV19CS008 | Akshat Bansal | Derive Caregiver efficiency and evaluate Patient Experience |
| 6 | 1RV19CS009 | Akshat Khare | Devops Audit Dashboard |
| 7 | 1RV19CS011 | Akshay Mammen Koshy | Efficient Archival Data Migration to Amazon S3 leveraging automation for streamlined transfer and retrieval |
| 8 | 1RV19CS012 | Akshay Shankar | Monitoring Tools for Primera, Alletra and Distributed Storage Systems |
| 9 | 1RV19CS013 | Akshita Gupta | Route Streaming for Nexus Cloud |
| 10 | 1RV19CS014 | Alle Naga Rishikesh Reddy | Design and development of mobile application to upskill underprivileged children in English domain |
| 11 | 1RV19CS016 | Amish Chopra | Elastic Charging Engine |
| 12 | 1RV19CS016 | Amish Chopra | Elastic Charging Engine, Churn Prediction |
| 13 | 1RV19CS017 | Anish A S | Dynamic Inventory management |
| 14 | 1RV19CS018 | Ankit | Efficient Migration of Omniture and Security Optimisation of Funnel |
| 15 | 1RV19CS019 | Annapoorneswari | Zephyr Porting and Qualification of the Port |
| 16 | 1RV19CS020 | Anupama Shalavadi | DLC feature in commercial automation lighting |
| 17 | 1RV19CS021 | Anvithkumar A Shetty | Converged charging system |
| 18 | 1RV19CS022 | Arthik Bhandary | Customizable Benefits Management Solution |
| 19 | 1RV19CS023 | Aryan Agarwal | Wealth Strategy Analytics Automation |

UG PROJECT ACADEMIC YEAR 2022-2023

| 20 | 1RV19CS025 | Aryn Barman | Model Interpretability for Deep Learning Models in Object Detection |
|----|------------|----------------------|---|
| 21 | 1RV19CS027 | Ashish Ballatigi | Firmware Development on Cloud AI 100 accelarator |
| 22 | 1RV19CS029 | Athreya V Shet | Customizable Benefits Management Solution |
| 23 | 1RV19CS031 | Ayaz Abdulla A A | creating monitoring dashboard for safe streaming jobs |
| 24 | 1RV19CS035 | B Aravind | Users classification and click prediction using Recommendation engine |
| 25 | 1RV19CS039 | Chakit Kalra | Security Operations Center (SOC) Dashboard and Risk Register |
| 26 | 1RV19CS040 | Charan M R | Conversion of Legacy Chef Recipes to Ansible |
| 27 | 1RV19CS041 | Chinmay B S | Development of application to map various network configuration commands |
| 28 | 1RV19CS042 | Darshan J | Design and development of utility for Elasticsearch cluster sizing and resource planning |
| 29 | 1RV19CS043 | Deepankur Gupta | Regulatory reporting for OTC credit data |
| 30 | 1RV19CS044 | Dency Narendra Patel | Developing BMS application and integration with AIMS portal |
| 31 | 1RV19CS045 | Devathi N Nikhil | Vision Based Landing of UAV |
| 32 | 1RV19CS046 | Divyang Mishra | Contact Case and Knowledge Management |
| 33 | 1RV19CS047 | Edupuganti Akhil | Decentralised Identity Orchestration using PingOne DaVinci |
| 34 | 1RV19CS048 | Emil Soloman | Mulitmodal Learning for Emotion Recognition |
| 35 | 1RV19CS049 | G V Karuna Sagar | FADEC control law diagram analysis |
| 36 | 1RV19CS052 | Gaurav Pai B | Customer Self Upgrade And Customer Self Repair - CSX |
| 37 | 1RV19CS053 | Gaurav Yelluru | Design and development of mobile application to upskill underprivileged children in English domain |
| 38 | 1RV19CS055 | Harikiran G | Developing a system for remote view and control of devices placed in ICUs in hospitals. |
| 39 | 1RV19CS056 | Harsh Goyal | Performance tuning and benchmarking of workloads on Intel computing and networking silicon features |
| 40 | 1RV19CS057 | Hima J Kammachi | Efficient Data Migration from a decommissioned Monolith Service to micro service model leveraging Amazon S3 buckets using Spark . |
| 41 | 1RV19CS058 | Himanshu Gupta | Grafana's notification integration with outlook and slack |
| 42 | 1RV19CS059 | Hritesh Kachroo | Full stack development of a portal to manage config keys. |

| 43 | 1RV19CS060 | Hrithik Raina | Catalog Quality Assurance Automation of Data Ingestion |
|----|------------|------------------------------|---|
| 44 | 1RV19CS061 | Isha V P | Suite of graphql microservices for cloud based risk calculation and retrieval |
| 45 | 1RV19CS062 | Jagadeesh Patil | Real time notification services to the clients using Kafka, Message Queues and and Websockets |
| 46 | 1RV19CS064 | Jaikishan Jaikumar | Identification of Personal Identifiable Information labels and integrating the workflow into Azure cloud |
| 47 | 1RV19CS065 | Jeril Saban Joy | Schedule Management in Broadcast |
| 48 | 1RV19CS066 | Jinka Rakesh | Configuration of PVOS switches |
| 49 | 1RV19CS067 | Anirudh Jm | Unified model for speech and speaker recognition |
| 50 | 1RV19CS068 | K N Prasanna | CMIS compliant document management service with support for third party repository |
| 51 | 1RV19CS069 | Karthik Bharadwaj | Cloud based Device Configurator |
| 52 | 1RV19CS071 | Khetan Rishabh Purushotam | crop recognition using satellite images |
| 53 | 1RV19CS072 | Khushi Arora | Green Supply Chain Management - Reduction of Carbon Footprint of Inbound Logistics Based on Supplier Selection |
| 54 | 1RV19CS073 | Konde Sasidhar Reddy | Delta display feature for flow counters |
| 55 | 1RV19CS074 | K Likitha | Predictive Demand Planning - A Cloud native predictive service |
| 56 | 1RV19CS076 | Krithika V | Information Solicitation Engine |
| 57 | 1RV19CS079 | Lovey Vishnani | Advanced Trade and Order Analysis Report for ETF Exchange Manager |
| 58 | 1RV19CS081 | Mahendra | Cyberattack Network Threat Detection & Modelling |
| 59 | 1RV19CS082 | Mahesh Bhaskar Hegde | ETL Infrastructure in Dunzo Data Platform |
| 60 | 1RV19CS086 | Manish Psm | Data driven decision making: market research for effective analysis and strategization |
| 61 | 1RV19CS087 | Mayank Agarwal | Tool for on-demand calculation of account balances |
| 62 | 1RV19CS088 | Mehul Gilotra | Automation of Financial Planning using BOARD in insurance sector |
| 63 | 1RV19CS092 | Mudit Nawalgaria | Automation of Data Ingestion Pipeline |
| 64 | 1RV19CS093 | Muskan Agrawal | Event's Portal |
| 65 | 1RV19CS094 | Mythri Naik | WebUI License Control in Virtual Control-4 |
| 66 | 1RV19CS095 | N K Sharath Chandra | Spelling correction and next word prediction in categorizer data |

| 67 | 1RV19CS096 | Naman Arya | Distributed Microservice for Creating Alerts and Notifications |
|----|------------|-----------------------|---|
| 68 | 1RV19CS099 | Neetanshu Tyagi | Nayan - Domain Services |
| 69 | 1RV19CS102 | Nikiram C | Contact case and Knowledge Management |
| 70 | 1RV19CS103 | Nishchal D V | Revamping the UI and UX of Apache Avro website for the Apache open-source community |
| 71 | 1RV19CS104 | Nishil Rajan | Establishment of PACE Portal to Automate the Software Development Cycle |
| 72 | 1RV19CS105 | Niteesh Hegde | Empowering the users with self-service configuration management and instant processing through automated cache updation. |
| 73 | 1RV19CS106 | Nitesh Kumar Tiwari | CloudCat - provisioner : Single platform to handle creation and management of AWS, GC and on Prem cloud instances |
| 74 | 1RV19CS107 | Nitin Kumar Rajesh | Developing Framework for Auotomation of Bigbasket Health Quality Assurance |
| 75 | 1RV19CS110 | P. V. Koundinya | Document cognition - optimisation of information search & retrieval from documents |
| 76 | 1RV19CS111 | Perla Leela Charan | Migration of REST to web client, case study: Smart Licensing |
| 77 | 1RV19CS112 | Phalaksha C G | Dev-ops and full stack development of Lean application in Oracle Primavera Cloud |
| 78 | 1RV19CS113 | Pooja Rajesh | The need for graphical database Neo4j to solve the clustering problem |
| 79 | 1RV19CS116 | Pranav Hariharan | Travel Assistant ChatBot using GPT-4 |
| 80 | 1RV19CS116 | Pranav Hariharan | Travel Assistant using GPT-4 |
| 81 | 1RV19CS118 | Praneeth | Optimizing Performance in Remote Action Execution: Action Device Watch Dog. |
| 82 | 1RV19CS119 | Priya Nayak | Areapedia AI search engine cloud computing Tool |
| 83 | 1RV19CS121 | Priyanshu Singh | Migration of data from public cloud to private cloud using on premise ERP system |
| 84 | 1RV19CS123 | R Sharath Chandra | Migration of Party Universal Matching Application to Google Cloud Platform |
| 85 | 1RV19CS124 | Rachit Dwivedi | Automating and scaling of wireless devices using network virtualization |
| 86 | 1RV19CS125 | Raghunandan Venugopal | Sales Optimisation Using AI/ML Algorithm |

| 87 | 1RV19CS126 | Ragvi Gupta | Offers Admin Tool |
|-----|------------------|---|---|
| 88 | 1RV19CS129 | Rohan Maheshwari | Loans GO Live ! SRE Readiness |
| 80 | 1RV10CS131 | Robith Nair | Cloud-Optimized Process Management with Dynamic Resource |
| 09 | 11 19 19 15 15 1 | Ragvi GuptaRohan MaheshwariRohith NairGokul Raj SSaahil Shailendra MehtaSanga Bhavesh NivasRoyalSanjana NSanskriti BajpaiSantoshSarthak SharanSatvik PatilShadakshari ArutagiSharan R ShettySharayu B BadigerShashank PasumarthyKrishna ShedbalkarShivaneetha GShravasti SarkarShravasti SarkarShreyas PShreyashee De | Allocation |
| 90 | 1RV19CS132 | Gokul Raj S | Automation & Scaling of Wireless Deployments by Virtualization |
| 91 | 1RV19CS133 | Saahil Shailendra Mehta | Remote Asset Performance Data Analytics |
| 92 | 1RV19CS136 | Sanga Bhavesh Nivas Royal | UI and API Automation |
| 93 | 1RV19CS137 | Sanjana N | Modernization efforts for Portfolio Accounting System |
| 94 | 1RV19CS138 | Sanskriti Bajpai | Implementing Wireguard Protocol For SRX devices |
| 95 | 1RV19CS139 | Santosh | News feed recommendations for OTT platform(sling tv) |
| 96 | 1RV19CS140 | Sarthak Sharan | Enhancing Loyalty Web Application using Snaplogic |
| 97 | 1RV19CS141 | Satvik Patil | Development of Azure Service Bus connector |
| 98 | 1RV19CS143 | Shadakshari Arutagi | Bus Growth Charter for Omniture and Security Fixes Encryption |
| 99 | 1RV19CS144 | Sharan R Shetty | Development of alert microservice for XIO cloud |
| 100 | 1RV19CS145 | Sharayu B Badiger | Implementation of Error Handling Mechanism and Error Injection for SSD System |
| 101 | 1RV19CS146 | Shashank Pasumarthy | Predictive Analysis of Faults in EV's |
| 102 | 1RV19CS148 | Krishna Shedbalkar | Optimising workloads, Live Workload Benchmarking in a Kubernetes cluster with Grafana |
| 103 | 1RV19CS150 | Shivaneetha G | Design and Development of a Testcase Driver Application for Fidelity Databases |
| 104 | 1RV19CS151 | Shravasti Sarkar | Constraint based outdoor path planning with dynamic obstacle avoidance |
| 105 | 1RV19CS152 | Shravya Dasu | Development of univariate models for commodity price forecasting during procurement |
| 106 | 1RV19CS153 | Shreyas P | Automation of networking configuration and Analysis of Overlay communication |
| 107 | 1RV19CS154 | Shreyashee De | Full Stack Development of an Application for automobile industry |
| 108 | 1RV19CS155 | Shrivatsa Kulkarni | Planning tool performance analysis and improvements |
| 109 | 1RV19CS156 | Shrujan R | Canary Deployments and Management for Pipelined Services |

| 110 | 1RV19CS157 | Shubbhum Yadav | Deep Neural Network for classification of ships from ISAR images |
|-----|------------|-------------------------------|---|
| 111 | 1RV19CS158 | Sinchana Raj | Real time event streaming for financial enterprise system with Kafka/Amazon MQ |
| 112 | 1RV19CS159 | Sneha A Biradar | Data center system utilization measurement and reservation |
| 113 | 1RV19CS161 | Sourabh Mallappa Kamate | Storage and analysis of network data |
| 114 | 1RV19CS162 | Sourav Kannantha B | Deep packet inspection |
| 115 | 1RV19CS164 | Sudhanshu Garg | Access-Control-List Optimization for ASA |
| 116 | 1RV19CS165 | Sujala Reddy R S | Identity and access management (building micro service applications) |
| 117 | 1RV19CS166 | Sumanth Hegde | Effective Change Management and Alert Notification System |
| 118 | 1RV19CS167 | Sumit Ramesh Kakati | Contact Case and Knowledge Management |
| 119 | 1RV19CS168 | Supriya K N | Notification Service Audit Integration: An Integrated Centralised Service for Notification Client Services |
| 120 | 1RV19CS169 | Suraj K R | Enterprise Data Pipeline for Data Ingestion |
| 121 | 1RV19CS170 | Surya Y | Development of Automated Data Integration Pipeline for API Based Sources |
| 122 | 1RV19CS171 | T J S L Savitri | Quality Assurance of Network Traffic Shaping and Queue Synchronization in a Cluster of Network Devices |
| 123 | 1RV19CS172 | Tanmay Jain | Automation of rate change capturing process in Single Premium Deferred Annuity |
| 124 | 1RV19CS173 | Tanmayananda Mgp | Sequence Discovery using Scout's Process mining module |
| 125 | 1RV19CS175 | Tirumalesh Manjunatha Naik | Application for simulating Oscilloscope and BertScope |
| 126 | 1RV19CS176 | V A Sriram Praveen | Model Interpretability for Deep Learning Models in Object Detection |
| 127 | 1RV19CS177 | Vaibhav Iramani | Integration of whatsapp with app for booking cabs |
| 128 | 1RV19CS178 | Vaibhav Vatsa | Operable K8S level 2 for Kubernet |
| 129 | 1RV19CS179 | Varadraj Patil | Implementation of Exception Logging Framework for DAS, DIS, Coding and Notification services |
| 130 | 1RV19CS181 | Veerabhadra | Fault Injection as a Service |
| 131 | 1RV19CS182 | Venjan V | FADEC control law diagram analysis |

| 132 | 1RV19CS183 | Vihaan Nama | Migration of On- Premises Spark application to cloud using AWS Elastic Kubernetes |
|-----|------------|------------------------|---|
| 133 | 1RV19CS186 | Vinayak Ashok Mikkal | Development of Data Integration Pipelines |
| 134 | 1RV19CS189 | Y.Raghavendra | Firmware development on AI Inference accelerator (Cloud AI 100) |
| 135 | 1RV19CS190 | Yash Manjunath Sannecy | Work and Travel Permit Portal using Angular and Springboot |
| 136 | 1RV19CS191 | Yashas M S | Development of Load Diagram Submission for Distribution Operation Command Center |
| 137 | 1RV19CS193 | Aditya Y Jeppu | Payment and Donation Platform - an STPA and Model Based Security Critical System Analysis |
| 138 | 1RV19CS194 | Divye Sancheti | Migration of Components from MVVM to Virtual DOM Architecture |
| 139 | 1RV19CS195 | Aman Verma | Development of REST APIs and Dockerising the application using Django REST Framework |
| 140 | 1RV19CS196 | Aparna Kini | Decentralised Identity Orchestration using PingOne DaVinci |
| 141 | 1RV20CS401 | Bharath Kumar M | Enabling Alletra4K Platform in Compute Operations Manager and GreenLake Cloud |
| 142 | 1RV20CS403 | Gaganashree D | Migration of DSP Application using Data Analytics |
| 143 | 1RV20CS403 | Gaganashree D | Migration of DSP Application to PAST |
| 144 | 1RV20CS409 | Manjula B | Resource utilization monitoring on Microsoft azure and SSL certificate alerting system |
| 145 | 1RV20CS414 | Spoorti S Javali | A robust runtime environment to run various modern application under one cloud computing server architecture |

R.V. College of Engineering, Bengaluru – 59 (Autonomous Institution affiliated to VTU, Belagavi) Department of Computer Science and Engineering Course: Major Project Code: 18CS81 – Inhouse Projects

| UG PROJECT ACADEMIC YEAR 2021-20 | 22 |
|----------------------------------|----|
|----------------------------------|----|

| Sl No | USN | Name | Project Title |
|-------|------------|--------------------------|--|
| | 1RV16CS132 | Sanvi Shekar | |
| 1 | 1RV17CS069 | Kakarla Deepthi | Davalonment Of Image Super Desclution Fremework |
| 1 | 1RV18CS049 | D Rahul | Development Of Image Super-Resolution Framework |
| | 1RV18CS051 | Dhawan K S | |
| 2 | 1RV17CS040 | Dave Shivangi Devendra | Human Human Interaction Responsition Using 2D CNN |
| 2 | 1RV18CS197 | Pooja R Sheshagiri | Human-Human Interaction Recognition Using 5D-CNN |
| | 1RV17CS087 | Mohammad Salman Alam | |
| 3 | 1RV17CS152 | Shreyas Manjunatha | Underwater Mine Detection Using Deep Learning |
| | 1RV17CS149 | Shloka Dorepally | |
| | 1RV17CS208 | Himanshu Kalwar | |
| 4 | 1RV17CS052 | Divyanshu Anand | Classification of Satellite Images of Traffic Using Deep learning |
| | 1RV18CS432 | Shriya Shyam Raikar | |
| | 1RV17CS402 | Amol patil | |
| 5 | 1RV18CS403 | Chethan N | CNN Based Image Classification For Animal Intrusion Detection |
| 5 | 1RV18CS426 | Raju S | System |
| | 1RV17CS407 | Dileep Y | |
| | 1RV18CS025 | Anish Kuila | |
| | 1RV18CS012 | Akhilesh Achary | Ease Detection and Conder Identification Using Convolutional |
| 6 | 1RV17CS034 | Chakshul Tyagi | Noural Notwork |
| | 1011000100 | Vinayakumar Venkatramana | |
| | IKVIOCSIOO | Moger | |
| | 1RV18CS022 | Aniqah Ahmed | A cousting Signal Detection of search phase aphalocation but calls |
| 7 | 1RV18CS059 | Guransh Kaur Ghai | with Convolutional neural networks |
| | 1RV18CS066 | Isha B Rameshraj | |
| | 1RV18CS008 | Adarsh Gupta | |
| 8 | 1RV18CS027 | Anurag Singh Bhadauria | Load balancing in SDN |

| U | 1011000000 | | |
|----|------------|------------------------|---|
| | 1RV18CS028 | Aravind A | |
| | 1RV18CS041 | Bhargavi H S | |
| | 1RV18CS063 | Harshwardhan | |
| 0 | 1RV18CS079 | L V V Raghava Pullaiah | Traffic sign Recognition and Detection using CNN [Alerting |
| 9 | 1RV18CS110 | P Varshitha Preetham | System] |
| | 1RV19CS414 | Sandhya Bhat | |
| 10 | 1RV18CS074 | Kshitij Agarwal | |
| | 1RV18CS075 | Kumar Ayush Sinha | Detection of neurological diseases at an early stage using deep |
| 10 | 1RV18CS083 | Manan Sahu | learning |
| | 1RV18CS085 | Manav Dharora | |
| | 1RV18CS097 | Nakul R S | Detection of Vulnershla CitHub workflows using Machine |
| 11 | 1RV18TE050 | Sudarshan B | |
| | 1RV18TE029 | Neeraj L | Learning |
| 12 | 1RV18CS189 | Viraj Aurora | Knee Bone Segmentation from MRIs using Deep-Learning based |
| 12 | 1RV18CS037 | Ayush Srivastava | methods |
| | | | |

R.V. College of Engineering, Bengaluru – 59 (Autonomous Institution affiliated to VTU, Belagavi) Department of Computer Science and Engineering Course: Major Project Code: 18CS81 – Internship

| Sl No | USN | Name | Project Title |
|-------|------------|----------------------|--|
| 1 | 1RV17CS206 | PRUTHVI K | ETL and Business Analytics for given raw data |
| 2 | 1RV18CS001 | A S Prajwal Babu | Building an ETL pipeline for Analysing EPG Data |
| 3 | 1RV18CS002 | Aarush Gupta | Container Image Optimisation |
| 4 | 1RV18CS003 | Abhay Jogenipalli | Customer Ticketing Platform: Aruba Service Manager a Service Now application |
| 5 | 1RV18CS004 | Abhay M S | Development of APIs for Delivery/Collection and Automated Dispatch Planning Tool |
| 6 | 1RV18CS005 | Abhishek J | Enhancement in device state and sampling microservice performance |
| 7 | 1RV18CS006 | Abhishek K P | Setting up CI/CD pipeline for Node Js project in Docker using Shell Scripting |
| 8 | 1RV18CS007 | Achinthya Sreedhar | Traffic flow classification on IPv4 / IPv6 destination address on J2 based platforms |
| 9 | 1RV18CS009 | Adithyan Narayanan | Automation of monitoring of active binary versions and protocol message differences |
| 10 | 1RV18CS010 | Aditya K Mishra | Web Based Fuel Dashboard for Efficient Fuel Consumption in Aviation |
| 11 | 1RV18CS011 | Akhil Dua | Kubernetes Migration of Spring Boot Application |
| 12 | 1RV18CS013 | Akshara N Udupa | RPA Bots – Building an automation system from process discovery |
| 13 | 1RV18CS015 | Akshay Kumar | Developing OCI Functions for Safety-One Post-Processing |
| 14 | 1RV18CS016 | Akshay Oppiliappan | Development of Semantic Analysis Tool for the Rust Language |
| 15 | 1RV18CS017 | Aman Singh Baghel | Development of Copper UI Automation Suite |
| 16 | 1RV18CS018 | Amaravathi Shashanth | Weather Services API's Usage Metrics |
| 17 | 1RV18CS019 | Ambu Karthik | Cloud-Based Map for Aviation Services |

UG PROJECT ACADEMIC YEAR 2021-22

| 18 | 1RV18CS020 | Amit S Kotagi | Intelligent Workflow Automation |
|----|------------|--------------------------|--|
| 19 | 1RV18CS021 | Ananya B S | Building a solution blueprint for microservice applications |
| 20 | 1RV18CS023 | Aniruddha S | Digital-Checkout:Customer Centric Vehicle Rental Process |
| 21 | 1RV18CS024 | Anirudh Devpura | Change Data Capture On Relational Databases Using Apache Kafka |
| 22 | 1RV18CS026 | Ansh Singal | Design and Development of the Entanglement layer of QNTSim network simulator |
| 23 | 1RV18CS029 | Arunima Maitra | Court Order Scrutiny Automation Using NLP |
| 24 | 1RV18CS030 | Atreya Bain | Secure Sockets Layer Certificate Management Service |
| 25 | 1RV18CS031 | Avilash M | Microservices authentication to establish an efficient communication through kafka system |
| 26 | 1RV18CS032 | Avulapati Niranjan | Tuning and optimization of deployment pipeline in Jenkins |
| 27 | 1RV18CS034 | Ayush Daga | Development Of An Internal Data Visualization Platform |
| 28 | 1RV18CS035 | Ayush Dwivedi | Realtime Web Application Forensics for Intelligent Target Analysis |
| 29 | 1RV18CS036 | Ayush kumar | Tuning and optimization of deployment pipeline in Jenkins |
| 30 | 1RV18CS038 | B Somu Sashank | Automation Framework Development on Edge Diagnostics |
| 31 | 1RV18CS039 | Bhanu Prakash | Enhancing Transform-Content Feature of Internal Proxy Server |
| 32 | 1RV18CS040 | Bharat Bangari | Development of Business Object reports |
| 33 | 1RV18CS042 | Bhavya Bhagerathi | BAMS clearing firm API |
| 34 | 1RV18CS043 | Bidushi | |
| 35 | 1RV18CS044 | Birajdar Shiwam | Perception Model For Autonomous Vehicles |
| 36 | 1RV18CS163 | Sanjaykumar Shubh Shukla | |
| 37 | 1RV18CS045 | Chaitanya K R | Intelligent Traffic Data Classification And Categorisation Framework |
| 38 | 1RV18CS046 | Chethan S | PC Simulation Framework for DMS |
| 39 | 1RV18CS048 | Chirag Bapat | Fixing DNS issues in proprietary and open-source libraries for network devices |
| 40 | 1RV18CS050 | D S Sharath Shenoy | Decoupling System Dependencies and |
| 41 | 1RV18CS052 | Dhrithi Harish | End-to-End Automated Deployment of Domain Name System and Network Time Protocol Update |
| 42 | 1RV18CS053 | Dinesh Babu S | Building a Monitoring Framework for a Distributed Cloud Application using Prometheus and Chef |

| 43 | 1RV18CS054 | Furqan Abdul Khadar Ramadurg | Dynamic Behaviour Identification of Webpages |
|------------|---------------|---|--|
| 44 | 1RV18CS055 | Geeta Shivani | Design a framework to convert text into commands |
| 45 | 1DV19CS056 | Ciridhar K Shanbhag | Automated creation of Lab and Jira tickets triggered through |
| 43 | IK v 18CS030 | Furqan Abdul Khadar Ramadurg Geeta ShivaniGiridhar K ShanbhagGiridhar K ShanbhagGracious SaxenaGuransh Kaur GhaiVibhav SharmaHarish A JartargharHarish Pukale Himanshu SinghHrishika RaiIsha B RameshrajIshkabir KumarKarunatharaka B Sakshi Kamal Kaustubh ShriyansKirti NandanKirtih D ShettyKumaraskanda B B Kushagra Mishra L Venkata Chaitanva Reddy | Nagios |
| 16 | 1PV18CS057 | Gracious Savana | Data Completeness and Control by Match Based Reconciliation |
| 40 | 11003037 | Gracious Saxena | of HDFS vs OLAP Archive DBs |
| 47 | 1RV18CS059 | Guransh Kaur Ghai | Acoustic Signal Detection of search-phase echolocation bat calls |
| т <i>і</i> | 11(1100505) | Guransh Kaur Ghai Vibhav Sharma Harish A Jartarghar Harish Pukale Himanshu Singh Hrishika Rai Isha B Rameshraj Ishkabir Kumar Karunatharaka B | with Convolutional neural networks |
| 48 | 1RV18CS060 | RV18CS067Guransh Kaur GhaiRV18CS060Vibhav SharmaRV18CS061Harish A JartargharRV18CS062Harish PukaleRV18CS064Himanshu SinghRV18CS065Hrishika RaiRV18CS066Isha B RameshrajRV18CS067Ishkabir KumarRV18CS068Karunatharaka BRV18CS143Sakshi Kamal | Managing and Verification of Application Deployment using |
| -10 | 11005000 | v Iona v Sharma | Appian |
| 49 | 1RV18CS061 | Harish A Jartarohar | Carbravo: Transparent and Smooth Experience of Buying Used |
| -12 | 49 1RV18CS061 | | Cars Online |
| 50 | 1RV18CS062 | Harish Pukale | QA and Automation for DevProd Applications |
| 51 | 1RV18CS064 | Himanshu Singh | "Productivity Improvement Scheme In Erp System" |
| 52 | 1RV18CS065 | Hrishika Rai | Enhancement of accessibility in Workspace One Content- iOS |
| 52 | 11005005 | | Application |
| 53 | 1PV18CS066 | Isha B Rameshraj | Acoustic Signal Detection of search-phase echolocation bat calls |
| 55 | 11005000 | | with Convolutional neural networks |
| 54 | 1RV18CS067 | Ishkabir Kumar | Backend Engineering and Microservice Creation and Deployment |
| 55 | 1RV18CS068 | Karunatharaka B | Minimal multi-tasking Operating System for RISC-V |
| 56 | 1RV18CS143 | Sakshi Kamal | |
| 57 | 1RV18CS070 | Kaustubh Shrivans | Refactoring And Development Of Hyperlocal Logistics Api |
| 51 | 11005070 | | Enabling Transfer of Business Objects From Public Cloud to |
| 58 | 1RV18CS071 | Kirti Nandan | Private Cloud/on-Premise ERP System |
| | | | |
| 59 | 1RV18CS072 | Krithi D Shetty | IPsec Inline Flow Management interface for unified data path |
| | | | |
| 60 | 1RV18CS073 | Kruthi M N | Automation of logs parser for Windows Performance Analysis |
| 61 | 1RV18CS076 | Kumaraskanda B B | Service Desk Data Analytics |
| 62 | 1RV18CS077 | Kushagra Mishra | Redundant Branch Deletion using Version Control Systems |
| 63 | 1RV18CS078 | Kushagra Sirothia | Data Pipeline Creation and Development Using ETL Tools |
| 64 | 1RV18CS080 | L Venkata Chaitanya Reddy | Standardization of rapid data ingestion (RDI) |
| 65 | 1RV18CS081 | Likhith S Reddy | Invoice Monitoring Dashboard For IoT Control Center |

| 66 | 1RV18CS082 | Mahek Jain | Oil Spill Detection and Containment using Convolutional Neural Network |
|----|------------|----------------------------|---|
| 67 | 1RV18CS084 | Manas Mayank | Security Connector High Availability and Security Hardening |
| 68 | 1RV18CS086 | M. Krishna Saketh | Staging Stack Management for Pull Requests |
| 69 | 1RV18CS087 | Manikhanth Shivanand Katti | Cloud Metering Dashboard |
| 70 | 1RV18CS088 | Manjunath S Nayak | Network Device User Entitlement using System for Cross- Domain Identity Management 2.0 |
| 71 | 1RV18CS089 | Manoj Kartik R | Dealer onboarding platform |
| 72 | 1RV18CS090 | Mayur A Bhandare | Building End to End Read to cloud Automation |
| 73 | 1RV18CS091 | Mohammed Amaan | Dynamic Nitro Protocol based Automation Framework for a Web Application Firewall |
| 74 | 1RV18CS092 | Monish S | Enhanced Connector Assembly System using Augmented Reality |
| 75 | 1RV18CS093 | Mridul Mohta | Jenkins Automation & Continuous Integration for ICA Proxy |
| 76 | 1RV18CS094 | N.Kruthik Bhushan | Development of Short Message Peer-to-Peer Analytics Platform |
| 77 | 1RV18CS095 | N Pooja | Go-Test using Cora Sequence and Cora ops Manager |
| 78 | 1RV18CS096 | Nachiket G Kallapur | Automated Data Integration Pipeline for Databases |
| 79 | 1RV18CS098 | Narayan Ravikumar | Query Queueing Based on Load Parameters |
| 80 | 1RV18CS099 | Navya Priya N | Authentication and Authorisation of financial services using spring framework |
| 81 | 1RV18CS100 | Neel Bhandari | E-Commerce Customer Problem Identification and Remediation. |
| 82 | 1RV18CS101 | Nehal Chakravarthy M D | Restructure HPE Serviceguard to improve the product suitability in cloud environment |
| 83 | 1RV18CS102 | Neil Nagaraj Havanur | Encompassing mPulse's Core with Analytical and Multi-lateral features |
| 84 | 1RV18CS104 | Nidhi K | Device Driver to validate I3C Driver |
| 85 | 1RV18CS105 | Nikitha Srikanth | Clarifying User Intent in Information Retrieval |
| 86 | 1RV18CS106 | Nisarg | Reduced Human-in-the-Loop in Model Based System Validation of Flight Warning System |
| 87 | 1RV18CS107 | Nishchal Jagadeesha | Human Counting In Ultra-Wideband Technology |

| 88 | 1RV18CS108 | S Nishith | Automated Data Integration Pipeline for Application Programming Interfaces using Connector Implementation Language |
|-----|------------|--------------------------|--|
| 89 | 1RV18CS109 | P Gunavantha | Test Car Booking Management |
| 90 | 1RV18CS111 | Padmaja B G | eSIM on Device Activation Application |
| 91 | 1RV18CS112 | Pavan K R | Regulatory Compliance Check for Campus Network |
| 92 | 1RV18CS113 | Pavankumar V Badiger | Developing a configurable Whitelabel solution for an E- |
| 93 | 1RV18CS181 | Utkarsh Singh | commerce platform |
| 94 | 1RV18CS114 | Prajwal K | Comprehensive Monitoring, Alerting interface for data pipelines |
| 95 | 1RV18CS116 | Prasanna Bhat | Snowflake Archival Solution |
| 96 | 1RV18CS117 | Prateek Sinha | Development and Industrialization of Engine Line Analytics |
| 97 | 1RV18CS119 | Praveen Erayya Devadiga | Order Workflow Enhancement and Contract Automation |
| 98 | 1RV18CS120 | Prerana K S | Implementing CI/CD Platform to Deploy Applications on Kubernetes |
| 99 | 1RV18CS122 | Priyank Singh | Internet in Style million and data contains in Windows |
| 100 | 1RV18CS161 | Shreyash Gupta | Improving Sub-minisecond data capture in windows |
| 101 | 1RV18CS123 | Priyanka M B | Create Latest Security Patch for SAPFHIR |
| 102 | 1RV18CS124 | Pulak Pathak | Approval Management System |
| 103 | 1RV18CS125 | R Akash | Building a translation gateway application based on microservice architecture |
| 104 | 1RV18CS126 | R Vijay Chiranjith Reddy | Automation of Wireless LAN controller analytics |
| 105 | 1RV18CS127 | Rahul Laxman | Development of automated web-based employee training application for recruited employees of the organization |
| 106 | 1RV18CS128 | Rajath S Vasisth | Continuous Delivery and Deployment of Container Ready Applications for DevOps and BlockChain |
| 107 | 1RV18CS129 | Rakesha R R | Development of Commercial Data Environment |
| 108 | 1RV18CS130 | Rakshitha A M | Enhance Logging Service To Support Logging Of Objects On Exception |
| 109 | 1RV18CS131 | Ratan Narayan Hegde | Securities Service - Transaction Instruction Manager |
| 110 | 1RV18CS133 | Risha Dassi | Athena Trade and Risk Services |
| 111 | 1RV18CS134 | Rishab Raj P | Development of new features for Apptio Business Intelligence Product using Custom Query Language |

| 112 | RV18CS135 | Rishabh Chauhan | Transition from legacy system to new UI for Aviation Material Tracking Product |
|---|--|---|---|
| 113 1RV18CS136 | | Building Customer Identities from beterogeneous sources in retail | |
| | 1RV18CS136 | Rohit Mohan Krishna G V L | systems |
| 114 | 1RV18CS137 | Rohit Parashuram Myali | Automating the Deployment and Configuration of ADC |
| 115 | 1RV18CS138 | Rohit Sachin Sadavarte | NADC Rexx Refactoring |
| 116 | 1RV18CS139 | ROUNAK JAIN | Payments System Integration and Administrative Service |
| 117 | 1RV18CS140 | S Nitin Pandit | Natural Language Processing and Reusable Components using PEGA |
| 118 | 1RV18CS142 | Sai Keerthana Arun | Bowl View Application on the GPU and its porting to gen4 |
| 119 | 1RV18CS144 | Sami Ur Rehman | Certificate Pinning Identification Using TLS Fingerprinting |
| 120 | 1RV18CS145 | Sanjana Reddy | PDF Generation for Metrics Dashboard |
| 121 | 1RV18CS148 | Shaik Abrar Ul Haq | Application Proxy Development for Sensitive Data Retrieval |
| 122 | 1RV18CS149 | Shailesh Kumar Sharma | Return-API for ARC |
| 123 | 1RV18CS150 | Shaurya Gupta | Automation of Supply Chain and Production Business Process Using Software |
| 124 | 1RV18CS151 | Shivam Shreyansh | Robots |
| 125 | 1RV18CS152 | Shivam Singh | Building Kafka Plugin Support For Generic Notifications In BRM Driver |
| 126 | 1RV18CS153 | | Processing Of Incentive Compensation For Pharmaceutial |
| | 11005155 | Shivanand Adky | Representatives |
| 127 | 1RV18CS160 | Shivanand Adky Shreyas S | Representatives RDS On Demand Granular Record Retrieval |
| 127 128 | 1RV18CS160 1RV18CS154 | Shivanand Adky Shreyas S Shivani C H | Representatives RDS On Demand Granular Record Retrieval Driving Data Analytics and Visualization for KC |
| 127 128 129 | 1RV18CS160 1RV18CS160 1RV18CS154 1RV18CS156 | Shivanand Adky Shreyas S Shivani C H Shivanshu Singh | Representatives RDS On Demand Granular Record Retrieval Driving Data Analytics and Visualization for KC Server Patching and Vulnerability Management Automation Portal |
| 127 128 129 130 | 1RV18CS160 1RV18CS154 1RV18CS156 1RV18CS157 | Shivanand Adky Shreyas S Shivani C H Shivanshu Singh Shivaraj B Karagera | Representatives RDS On Demand Granular Record Retrieval Driving Data Analytics and Visualization for KC Server Patching and Vulnerability Management Automation Portal Digital-Checkout: Customer Centric Vehicle Rental Process |
| 127 128 129 130 131 | 1RV18CS160 1RV18CS154 1RV18CS156 1RV18CS157 1RV18CS158 | Shivanand Adky Shreyas S Shivani C H Shivanshu Singh Shivaraj B Karagera Shreenidhi | Representatives RDS On Demand Granular Record Retrieval Driving Data Analytics and Visualization for KC Server Patching and Vulnerability Management Automation Portal Digital-Checkout: Customer Centric Vehicle Rental Process Hive ACID replication support for CM/RM backend |
| 127 128 129 130 131 132 | 1RV18CS155 1RV18CS160 1RV18CS154 1RV18CS156 1RV18CS157 1RV18CS158 1RV18CS159 | Shivanand Adky Shreyas S Shivani C H Shivanshu Singh Shivaraj B Karagera Shreenidhi Shreesh Mansotra | Representatives RDS On Demand Granular Record Retrieval Driving Data Analytics and Visualization for KC Server Patching and Vulnerability Management Automation Portal Digital-Checkout: Customer Centric Vehicle Rental Process Hive ACID replication support for CM/RM backend Real time Data analytics Platform to support customer facing and Business Analytics |
| 127 128 129 130 131 132 133 | 1RV18CS155 1RV18CS156 1RV18CS156 1RV18CS157 1RV18CS158 1RV18CS159 1RV18CS162 | Shivanand Adky Shreyas S Shivani C H Shivanshu Singh Shivaraj B Karagera Shreenidhi Shreesh Mansotra Shreyas Bhardwaj | Representatives RDS On Demand Granular Record Retrieval Driving Data Analytics and Visualization for KC Server Patching and Vulnerability Management Automation Portal Digital-Checkout: Customer Centric Vehicle Rental Process Hive ACID replication support for CM/RM backend Real time Data analytics Platform to support customer facing and Business Analytics Scope Extension of Verify-Config Product and Transition from Legacy System to New UI for Mileage Product |

| 135 | 1RV18CS165 | Shuvam Mitra | Control-M Heterogenous Database Migration (Proof of Concept) |
|-----|------------|---|---|
| 136 | 1RV18CS166 | Siddharth Chauhsn | Implementation of GUI Manager for Novum IQ based Syringe Infusion Pump |
| 137 | 1RV18CS168 | Soumya Saxena | Active Directory Role Recommendation System using Collaborative Filtering |
| 138 | 1RV18CS169 | Soundarya SV | Go-Test using Cora Sequence and Cora ops Manager |
| 139 | 1RV18CS170 | Spoorthi Jayaprakash Malgund | CI-CD Automation of DNS Threat Defense Packages |
| 140 | 1RV18CS171 | Sreedhar S Dhulkhed | Operation and Maintenance of Database-like Data Pipeline |
| 141 | 1RV18CS172 | Srinandan K S | Automate Deployment of OMS components and Set-up Monitoring Dashboard |
| 142 | 1RV18CS173 | Sriram Narayana Cummaragunta | Endoscopic Quality Assessment Using Deep Learning |
| 143 | 1RV18CS174 | Srishti Moorthy | CloudWatch Agent Integration for Cisco Wireless LAN Controller Platforms |
| 144 | 1RV18CS175 | Sujay Hebbar | Performance logs analyzer for SAP Analytics Cloud tenants |
| 145 | 1RV18CS177 | Sumith Kumar S | Development of an API based ELT Pipeline |
| 146 | 1RV18CS178 | Tarun Vijayanand Bagewadi | AI Based Feature Point Extraction and Benchmarking |
| 147 | 1RV18CS179 | Thejas B U | Shadowfax Partner App Development and Maintenance |
| 148 | 1RV18CS180 | Utkarsh Kumar Choubey | Content Management System for Udaan B2B App and Improving Core Buying Experience |
| 149 | 1RV18CS183 | Varsha R Jenni | Global Payments Guardian - Alert Router |
| 150 | 1RV18CS184 | Vecha Rama Surendra | Feature Implementation of Customer Data Comparison |
| 151 | 1RV18CS185 | Vennapusa Venkata Jaswanth Kumar Reddy | Developing a Data Quality and Data Reconciliation Framework |
| 152 | 1RV18CS186 | Vinay R | Design and Development of Provisioning Interface for Broadcast Operations Support System using Angular |
| 153 | 1RV18CS187 | Vinayak | Design and Development of Automated Frequently Asked Questions Generating System |
| 154 | 1RV18CS190 | Virendra Naik | Building Data-pipeline framework for detecting broadband traffic |
| 155 | 1RV18CS191 | Vishal M | Contextual AI Chatbot for Business Platform Assistance |
| 156 | 1RV18CS192 | Yatin Satija | Development of One Stop Workspace to Launch External Utilities |

| 157 | 1RV18CS193 | Shreyas Bharadwaj H S | mPulse's Server Configuration Automation. |
|-----|------------|----------------------------|---|
| 158 | 1RV18CS194 | Akanksh A Manjunath | System Capacity Uplift using Cloud Native and Microservices |
| 159 | 1RV18CS195 | M C Sohan | Function Level Heatmap Generation for UTF Enhancement |
| 160 | 1RV18CS196 | Sathvik C | Development of a framework to support Wireless Analysis stack contingent on Android |
| 161 | 1RV18CS199 | Veerapur Rahul | Deployment of an search engine application |
| 162 | 1RV18CS434 | SURAJ KAMBLE | Optimizing Scrolling Performance & Paginating Users Feed Using Kotlin |
| 163 | 1RV19CS400 | Chaithra S | Design and development of client management system |
| 164 | 1RV19CS401 | Gangadhar G | |
| 165 | 1RV19CS404 | Hema H Godihal | Integrating Tally with CreditMag Application |
| 166 | 1RV19CS408 | Pradeep K | integrating rany with Creditiviag Application |
| 167 | 1RV19CS410 | Rafeeq Pinjar | |
| 168 | 1RV19CS402 | Harshitha C | Identify the number of misroutes at Horizon Server and Gateway |
| 169 | 1RV19CS403 | Harshitha V | Design And Development of User and Group Application Using Business Process Management [BPM] Technology |
| 170 | 1RV19CS405 | Hobalshetty Kavyashree | Porting Data to the New Enterprise Resource Planning and Data Visualization for Generating Reports. |
| 171 | 1RV19CS406 | M s apoorva | Design and Implementation of Product Alert Service |
| 172 | 1RV19CS409 | Premaa Saai B L | Workflow Development for Test Automation |
| 173 | 1RV19CS411 | Ram kumar m | Android Device Auto Recovery |
| 174 | 1RV19CS412 | Sahithya N D | Event Driven Trade Adapter |
| 175 | 1RV19CS413 | Sameer F | Falcon – Digital Automation Intelligence |
| 176 | 1RV19CS415 | SARAH R NADAF | Customer Experience Management Using Cloud For Customer Sales |
| 177 | 1RV19CS416 | Suresh Shekarappa Hosamani | Digital Authentication for Truck |
| 178 | 1RV19CS417 | Yuktha R | Predictive and Real time analysis to improve manufacturing quality and cost efficiency for Molex industries |

R.V. College of Engineering, Bengaluru – 59 (Autonomous Institution affiliated to VTU, Belagavi) Department of Computer Science and Engineering Course: Major Project Code: 16CS81 – Inhouse

UG PROJECT ACADEMIC YEAR 2021-22

| 1 | 1RV17CS082 | Mahathi Siddavatam | Recommendation of Right Developer for Bug Detection |
|---|------------|------------------------|---|
| | 1RV17CS161 | Spandana M Patil | |
| | 1RV17CS143 | Rahima Tanaz Shaik | |
| | 1RV17CS051 | Divya M | |
| 2 | 1RV17CS047 | A Dharma Reddy | Object classification on satellite images using deep learning |
| | 1RV17CS104 | P Satya Sriram | |
| | 1RV17CS117 | R Shreya | |
| | 1RV18CS429 | Riya Naresh | |
| 3 | 1RV18CS400 | Ajay Jadhav | Social network mental disorders detection using online social media data mining |
| | 1RV18CS405 | Harshavardhana I | |
| | 1RV18CS408 | Karthik Morab | |
| | 1RV18CS419 | Niranjana H B | |
| | 1RV17CS191 | R Mahesh | Design & Development of Portable Smart Traffic Light System |
| 4 | 1RV18CS411 | Manikantha S | |
| | 1RV18CS412 | Manjunath H | |
| | 1RV17CS023 | Aravind | |
| E | 1RV17CS100 | P Apoorva | Bood Notwork Detection Using parial/astallite images |
| J | 1RV17CS113 | Prathik R M | Koad Network Detection Using aerial/saterinte images |
| | 1RV17CS120 | Rakesh | |
| | 1RV17CS054 | Goutham G K | Vehicle Detection using Remote Sensing Images |
| 6 | 1RV17CS170 | Swapnil Sonkar | |
| | 1RV17CS207 | Kaushik Agarwal | |
| | 1RV17CS084 | Md Akbar Khan | |
| 7 | 1RV17CS083 | Allavali Manish U Ambi | Underwater Object Recognition Using Transformable Template Matching Based On Prior Knowledge Using Cnn |
| / | 1RV17CS025 | Arun Rathod | |
| | 1RV17CS185 | Vishwanath R K | |
| | 1RV17CS031 | B Sumukha Adiga | Detection and Extraction of Naval Mine Features using CNN Architectures |
| | 1RV17CS035 | Chanakya Hosamani | |
| 8 | 1RV17CS142 | Satya Sujan C | |
| | 1RV17CS158 | Sohan G | |
| | | | |
| | 1RV17CS163 | Srinidhi M S | |
|----|------------|------------------|--|
| | 1RV17CS068 | K Rakesh Kumar | |
| 0 | 1RV17CS057 | H Ramesh | Detection and Classification of sea mines and depth estimation |
| 9 | 1RV17CS144 | Shantkumar | Detection and Classification of sea nimes and depth estimation |
| | 1RV17CS184 | Vishwa Panchal | |
| | 1RV16CS050 | GautamPathak | |
| 10 | 1RV16CS097 | P.Bhargav Varma | Human Emotion Analysis using Hybrid CNN Model |
| 10 | 1RV16CS154 | Somendra Singh | Tuman Emotion Analysis using Tryond CINN Moder |
| | 1RV17CS406 | DarshanK | |
| | 1RV18CS406 | Harshitha R | |
| 11 | 1RV18CS409 | Kavya S Muttur | Real-Time Human-Human Interaction Recognition Using CNN |
| 11 | 1RV18CS415 | Nandini R | Model |
| | 1RV18CS407 | Jayanth P | |
| | 1RV18CS427 | Ramyashree V | |
| 12 | 1RV18CS431 | Shalini R | Human Action Recognition using Multimodel CNN |
| 12 | 1RV17CS174 | Tushar Lal | Human Action Recognition using Multimodal CNN |
| | 1RV17CS188 | Aman Verma | |
| | 1RV17CS015 | Akshita L | Disbatic Patinopathy Classification Using Deep Convolutional |
| 13 | 1RV17CS059 | Harshul Singhal | Neural Network |
| | 1RV17CS062 | Ishita Dwivedi | Incural Inclusion |
| | 1RV17CS135 | Sajjan Kiran | Subtitle Concretion & Video Scope Indexing using Popurrant |
| 14 | 1RV17CS176 | Umesh Patil | Neural Networks |
| | 1RV15CS107 | Siddarth Shankar | ivedial ivetworks |
| | 1RV17CS013 | Akhilesh U | Machine learning techniques for Quantification of Knee Pone |
| 15 | 1RV17CS030 | B Subhash | Segmentation and detection of Osteo Arthritis severity from MP |
| 15 | 1RV17CS045 | Dhananjay N S | Images |
| | 1RV17CS046 | Dhanush B P | iniages |
| | 1RV15CS403 | Arunkumar B N | |
| 16 | 1RV14CS085 | Monaal Gupta | Design Of Smartbot Application Using Natural Language |
| 10 | 1RV17CS416 | Naveen K P | Progragramming |
| | 1RV15CS403 | Tejashwini V B | |
| 17 | 1RV18CS421 | Pavan Kumar Y | Flood detection using remote sensing images |

R.V. College of Engineering, Bengaluru – 59 (Autonomous Institution affiliated to VTU, Belagavi) Department of Computer Science and Engineering Course: Major Project Code: 16CS81 – Internship

| 1 | 1RV17CS134 | Sai Venkata Varun Danda | Test Automation For Push To Talk SIP Framework | |
|----|------------|-------------------------|--|--|
| 2 | 1RV17CS065 | Jayesh Kumar Yadav | Testing Tool For Content Delivery Network | |
| 3 | 1RV17CS076 | Khushi Talesra | Automation Of User Access Audit And Control | |
| 4 | 1RV18CS425 | Rahul Pandurang Pokale | Test Data Automation Framework For Enterprise | |
| 5 | 1RV17CS126 | Ruchita R Biradar | Anomalous Traffic Detection System In An Enterprise | |
| 6 | 1RV17CS022 | Apoorva | Enhancement Of Athenapractice Application | |
| 7 | 1RV17CS061 | Hrithik M R | Migration From Visual Basic 6 (VB6) To Reactjs For Athenapractice | |
| 8 | 1RV17CS095 | Nikhit Laxman | AR-VR Assisted Industrial Maintenance | |
| 9 | 1RV17CS139 | Sanjay S Hegde | Development Of Parallel Update Channel For FHIR Server | |
| 10 | 1RV17CS036 | Chetan B | Automation Of Validation Package For High Performance Computing As A Service | |
| 11 | 1RV17CS097 | Nishchal Shetty | Automating File Deployment Onto Hypervisors | |
| 12 | 1RV17CS210 | Vedika Agarwal | Automating Regression Test Suite Using CI/CD Pipeline | |
| 13 | 1RV17CS021 | Anshul Agrawal | Centralized Based Approach In Wireless Local Area Networks | |
| 14 | 1RV17CS150 | Shravan Y R | Automating Data Extraction Report Generation And Dissemination Using Workfusion | |
| 15 | 1RV17CS187 | Yash T Jain | Enhanced Switch Security And Simplified Tunnel Deployment | |
| 16 | 1RV16CS055 | Haritha Choudhary | Implementation Of Internal Automation Tool - Appsmith | |
| 17 | 1RV17CS002 | Aaryaman T P Katoch | GCP Migration Using Terraform | |
| 18 | 1RV17CS169 | Susheel S Harsoor | Learning Hub | |
| 10 | 1RV17CS181 | Veeresh S Koliwad | | |
| 19 | 1RV17CS001 | A Suryanarayanan | Health Visualization Of Service Fabric Based Infras Tructure | |
| 20 | 1RV17CS042 | Deeksha Shravani | Enhancing A Cloud-Based Learning Management System | |

UG PROJECT ACADEMIC YEAR 2020-21

| 21 | 1RV17CS105 | Prableen Singh | Classification And Prediction Of Software And Data Issues In SDLC | |
|----|------------|------------------------------|---|--|
| 22 | 1RV17CS173 | Tejaswini S | Integration Of Custom Logging In Business Applications | |
| 23 | 1RV17CS175 | Uday Talwar | Automation Of DOOR Functionalities And Rebuilding Of A702a Protocol | |
| 24 | 1RV18CS424 | Priya Darshini R | Invoice Status Portal | |
| 25 | 1RV18CS435 | Thanushree S | Fort Systems Google Cloud Platform Migration | |
| 26 | 1RV17CS198 | Shubham Jain | Comparative Analysis Of Different Model Interpretability Methods In Machine Learning | |
| 27 | 1RV17CS067 | K. Harshith | Administered Blogging Application Using ASP.NET Core MVC | |
| 28 | 1RV17CS070 | Kandukuri Vineethkumar Gowd | Development Of Common Platform For Software Procurement Using ASP.Net Core MVC | |
| 29 | 1RV17CS081 | L Spoorthi | Processing Of Batch Data Using Data Warehouse And Cloud Technologies | |
| 30 | 1RV18CS420 | Pavan Kumar K N | Authorization For Real-Time Events For Ecommerce With Cloud Technology | |
| 31 | 1RV17CS072 | Karthik S Rao | Building A Self-Help Support Portal For Microsoft Sales Experience (MSX) Dynamics365 | |
| 32 | 1RV17CS157 | Sinchana Ravishankar Gaonkar | Price And Position Feeds Inventory And Instrumentation | |
| 33 | 1RV17CS164 | Suchit T E | Analytics Tracking Service In Geochina | |
| 34 | 1RV17CS066 | K Anirudh | Business Event Notification Service | |
| 35 | 1RV17CS048 | Dhruv Behl | Adversarial Robustness Of Image Classification Models Against Patch Attacks | |
| 36 | 1RV17CS075 | Keyur Shah | Dynamic Code Coverage | |
| 37 | 1RV17CS004 | Abeer Vaishnav | Development Of Application-Based Benchmarking Framework For Quantum Hardware Architectures | |
| 38 | 1RV16CS036 | Bhargavi Katti | Detailed Analysis Of Neonatal Jaundice And Its Treatment | |
| 39 | 1RV17CS006 | Abijith Trichur Ramachandran | IOT Security For AI Applications | |
| 40 | 1RV17CS134 | Sai Venkata Varun Danda | Test Automation For Push To Talk SIP Framework | |
| 41 | 1RV17CS074 | Keshav Bhattad | Cloud Based E-Learning Portal In COVID-19 Situation For Rural Schools | |
| 10 | | | Cloud Storage Auditing With Deduplication And Strong Privacy | |

| 43 | 1RV17CS115 | Pruthviraj Deshmukh | Enabling CI/CD Pipelines For Running DDTC On Multiple Builds Parallelly | |
|----|------------|--------------------------|---|--|
| 44 | 1RV17CS199 | SHETTY ROHAN | Central Dashboard For Application Security Management | |
| 45 | 1RV17CS196 | Sneh Bhajanka | Implementation Of MAC Randomization In Bring Your Own Device (BYOD) Flow For Android And Ios | |
| 46 | 1RV17CS055 | Gowtham H N | Number Masking And Cold Chain Compliance For Last Mile Delivery Platform | |
| 47 | 1RV17CS205 | Mangalam Palod | Manual Operations Traceability- Change Data Capture And Data ETL(Extract, Load And Transform) | |
| 48 | 1RV17CS136 | Sammed A M | Intelligent Testing Of Storage Device With ML And Multi- Processing - Intellitest | |
| 49 | 1RV17CS058 | Harshita S | Support Engineer Status Monitoring Tool | |
| 50 | 1RV17CS129 | S Meghna | Casemaster - Automated Tool To Retrieve Cases For Reviewing | |
| 51 | 1RV17CS124 | Ritesh M | Automatic Case Assignment Bot For Sres | |
| 52 | 1RV17CS131 | Saadhvi Rayasam | Training, Evaluation And Management Platform For Interns | |
| 53 | 1RV17CS019 | Annaray Kalashetty | Mig Home App For Increasing Customer Interaction | |
| 54 | 1RV17CS128 | S B Rakshith | Auto Reload Of Properties In An Enterprise Application | |
| 55 | 1RV17CS121 | Rameshwar Garg | Time Series Analysis & Forecasting Of Network Data | |
| 56 | 1RV17CS138 | Sanjana G B | High Resilient Messaging Service Using Apache Kafka | |
| 57 | 1RV17CS055 | Gowtham H N | Number Masking And Cold Chain Compliance For Last Mile Delivery Platform | |
| 58 | 1RV17CS098 | Nitheesh | Back In Stock Alert System | |
| 59 | 1RV17CS043 | Deekshith | Integration Of Mixpanel : A Web And User Analytics Tool | |
| 60 | 1RV17CS094 | Nikhil Nayak | E-Commerce Order Delivery Time Prediction | |
| 61 | 1RV17CS141 | Sathvik K R | Design And Implementation Of Perfect Order Index | |
| 62 | 1RV18CS416 | Nandish B J | Feature Enhancement Of Open-Source Web Conferencing System | |
| 63 | 1RV17CS011 | Aishrith P Rao | Big Data Migration And Processing Using Azure Databricks And Selective Feature Deployment Tool | |
| 64 | 1RV17CS039 | Dashrathkumar Yadav | A CMS (Content Management System) For Fresh, Food And Fast- Moving Consumer Goods Portal | |
| 65 | 1RV17CS127 | Rujula Singh R | Helpdesk Tool For Cloud Contact-Center Lifecycle | |
| 66 | 1RV18CS430 | Samrudhi Narayan Santaji | Essential Sales Assistant | |

| 67 | 1RV17CS008 | Adithya H | Douloving Adoptiva Security Applicance In Einsenselsen | |
|--|---|---|---|--|
| 07 | 1RV17CS192 | Sagar P | Deploying Adaptive Security Appliance in Filecracker | |
| 68 | 1RV17CS018 | Aneesh Sidharth | Business Process Management Application For General Data Protection Regulation Compliance | |
| 69 | 1RV17CS193 | Mohit Singh | Centralized Service For Device Management In Large Networks | |
| 70 | 1RV17CS132 | Sahana Srinivasan | Product Alerts Service REST API Microservice For Intrusion Detection Using Machine Learning, Explainable AI And Causal Discovery | |
| 71 | 1RV17CS159 | Sourabh S Badhya | Generation And Visualization Of Static Function Call Graphs For Large C Codebases | |
| 72 | 1RV17CS012 | Aishwarya G | Pick Management For Cryptocurrency | |
| 12 | 1RV17CS032 | Balusa Venkata Sai Harika | Risk Management For Cryptocurrency | |
| 73 | 1RV17CS020 | Annette Shajan | Deployment Of Security Service On A Cloud Platform | |
| 74 | 1RV17CS160 | Spandana Kottur | Operational Risk Management Dashboard | |
| 75 | 1RV17CS077 | Krishna Yash Raj | Video Encoding And Decoding Using Codec2.0 | |
| 76 | 1RV17CS102 | Pallavi | Link Sharing Application | |
| | | | | |
| 77 | 1RV17CS182 | Vinuthkumar V G Gouda | Link Sharing Application | |
| 77 78 | 1RV17CS182 1RV17CS186 | Vinuthkumar V G Gouda Yash Surange | Link Sharing ApplicationFramework Migration From Load Runner To Jmeter | |
| 77 78 79 | 1RV17CS182 1RV17CS186 1RV17CS005 | Vinuthkumar V G Gouda Yash Surange Abhishek R | Link Sharing Application Framework Migration From Load Runner To Jmeter Feature Enhancement Of Open-Source Web Conferencing System | |
| 77 78 79 80 | 1RV17CS182 1RV17CS186 1RV17CS005 1RV17CS116 | Vinuthkumar V G Gouda Yash Surange Abhishek R Purvi G R | Link Sharing Application Framework Migration From Load Runner To Jmeter Feature Enhancement Of Open-Source Web Conferencing System Requirement Of A High Scalable And Performing VSAM Data Store For CICS TX | |
| 77 78 79 80 81 | 1RV17CS182 1RV17CS186 1RV17CS005 1RV17CS116 1RV17CS130 | Vinuthkumar V G Gouda Yash Surange Abhishek R Purvi G R S Suraj | Link Sharing Application Framework Migration From Load Runner To Jmeter Feature Enhancement Of Open-Source Web Conferencing System Requirement Of A High Scalable And Performing VSAM Data Store For CICS TX Optimal Inventory Allocation Using Decision Optimization | |
| 77 78 79 80 81 82 | 1RV17CS182 1RV17CS186 1RV17CS005 1RV17CS116 1RV17CS130 1RV17CS197 | Vinuthkumar V G Gouda Yash Surange Abhishek R Purvi G R S Suraj Sarayu Vyakaranam | Link Sharing Application Framework Migration From Load Runner To Jmeter Feature Enhancement Of Open-Source Web Conferencing System Requirement Of A High Scalable And Performing VSAM Data Store For CICS TX Optimal Inventory Allocation Using Decision Optimization Machine Learning For Evaluation Of Vendor-Rating Metric In Government E-Market Place (Gem) | |
| 77 78 79 80 81 82 83 | 1RV17CS182 1RV17CS186 1RV17CS005 1RV17CS116 1RV17CS130 1RV17CS197 1RV17CS073 | Vinuthkumar V G Gouda Yash Surange Abhishek R Purvi G R S Suraj Sarayu Vyakaranam Karthikeya H S | Link Sharing ApplicationFramework Migration From Load Runner To JmeterFeature Enhancement Of Open-Source Web Conferencing SystemRequirement Of A High Scalable And Performing VSAM Data Store For CICS TXOptimal Inventory Allocation Using Decision OptimizationMachine Learning For Evaluation Of Vendor-Rating Metric In Government E-Market Place (Gem)Email Spam Quarantine Threshold Alert | |
| 77 78 79 80 81 82 83 83 84 | 1RV17CS182 1RV17CS186 1RV17CS005 1RV17CS116 1RV17CS130 1RV17CS197 1RV17CS073 1RV17CS122 | Vinuthkumar V G Gouda Yash Surange Abhishek R Purvi G R S Suraj Sarayu Vyakaranam Karthikeya H S Rishab V Arun | Link Sharing ApplicationFramework Migration From Load Runner To JmeterFeature Enhancement Of Open-Source Web Conferencing SystemRequirement Of A High Scalable And Performing VSAM Data Store For CICS TXOptimal Inventory Allocation Using Decision OptimizationMachine Learning For Evaluation Of Vendor-Rating Metric In Government E-Market Place (Gem)Email Spam Quarantine Threshold AlertDeveloping And Fixing Citrix Gateway Sanity Automation Scripts And Validating Gateway Interoperability | |
| 77 78 79 80 81 82 83 83 84 85 | 1RV17CS182 1RV17CS186 1RV17CS005 1RV17CS116 1RV17CS130 1RV17CS197 1RV17CS073 1RV17CS122 1RV14CS009 | Vinuthkumar V G Gouda Yash Surange Abhishek R Purvi G R S Suraj Sarayu Vyakaranam Karthikeya H S Rishab V Arun Ajeeta Singh | Link Sharing ApplicationFramework Migration From Load Runner To JmeterFeature Enhancement Of Open-Source Web Conferencing SystemRequirement Of A High Scalable And Performing VSAM Data Store For CICS TXOptimal Inventory Allocation Using Decision OptimizationMachine Learning For Evaluation Of Vendor-Rating Metric In Government E-Market Place (Gem)Email Spam Quarantine Threshold AlertDeveloping And Fixing Citrix Gateway Sanity Automation Scripts And Validating Gateway Interoperability'Extracting Enterprise And Domain Contextual Knowledge From Requirement Using Kdd' | |
| 77 78 79 80 81 82 83 83 84 85 86 | 1RV17CS182 1RV17CS186 1RV17CS005 1RV17CS116 1RV17CS130 1RV17CS197 1RV17CS073 1RV17CS122 1RV14CS009 1RV17CS037 | Vinuthkumar V G Gouda Yash Surange Abhishek R Purvi G R S Suraj Sarayu Vyakaranam Karthikeya H S Rishab V Arun Ajeeta Singh Chetan Tayal | Link Sharing ApplicationFramework Migration From Load Runner To JmeterFeature Enhancement Of Open-Source Web Conferencing SystemRequirement Of A High Scalable And Performing VSAM Data Store For CICS TXOptimal Inventory Allocation Using Decision OptimizationMachine Learning For Evaluation Of Vendor-Rating Metric In Government E-Market Place (Gem)Email Spam Quarantine Threshold AlertDeveloping And Fixing Citrix Gateway Sanity Automation Scripts And Validating Gateway Interoperability'Extracting Enterprise And Domain Contextual Knowledge From Requirement Using Kdd'Unsupervised Clustering For Pairs Trading | |

| 88 | 1RV18CS401 | Anita Muddanna Halundi | Nethra Dashboard A Tracking Tool For Release Plan Of Project | |
|-----|------------|--------------------------|---|--|
| 89 | 1RV18CS413 | Mohammed Kalander Shihab | Configuration And Integration Development In Insurance Suite Software | |
| 90 | 1RV18CS414 | N Nikhil | Cross Platform E-Commerce Application | |
| 91 | 1RV17CS209 | Shambavi | Client Application For The Automation Of The Mergers & Acquisitions Process | |
| 92 | 1RV17CS101 | P Haridher | Product Based Search Engine Microservice | |
| 93 | 1RV17CS107 | Prajwal V Atreyas | Platform Migration: Data Centers To Cloud Architectures | |
| 94 | 1RV17CS147 | Shashwati Jha | Front And Back End Functional Automation | |
| 95 | 1RV17CS063 | Jainil Viren Parikh | Dashboard And Real-Time Analysis Service For Globalization Tools | |
| 96 | 1RV17CS108 | Prajwal Y R | Application Delivery Management (Adm) Service Network Functions | |
| 97 | 1RV17CS194 | Yashwanth Y S | Improvement Of Continuous Integration Pipeline For Faster And Stabilized Builds | |
| 98 | 1RV17CS014 | Akshar Prasad | Intelligent Mapping Of Alerts To The Right Responders | |
| 99 | 1RV17CS056 | H A Gautham | Enhance Web API Task In Intersight Orchestrator Task Library To Allow Multiple HTTP Authentication Schemes | |
| 100 | 1RV17CS092 | Nayana Bannur | Covid-19 Epidemiological Forecasting System | |
| 101 | 1RV17CS103 | Deeksha | Time Series Forecasting Of Stock Markets Using Improved LSTM | |
| 102 | 1RV17CS114 | Prerana Shenoy S P | Enhancement Of Observability In Contact Center | |
| 103 | 1RV17CS112 | Pratheeksha P | Demystifying Resource And Memory Constraints In DSP Multiprocessing | |
| 104 | 1RV17CS168 | Surya Dheeshjith | Episimmer – An Epidemic Simulation Tool For Decision Support In Communities | |
| 105 | 1RV17CS024 | ARPIT KUMAR | Feature Design Of Maintainable Web Application Using React | |
| 106 | 1RV17CS125 | Rohit Raj | Framework For Web Based UI Automation | |
| 107 | 1RV17CS148 | Shaswat | Indoor Positioning Using BLE Beacons | |
| 108 | 1RV17CS200 | Shreya Sahay | Asynchronous Data Stream Processing For Item Ingestion Pipeline In Supply Chain | |
| 109 | 1RV17CS137 | SANGANBASAVA | Automation In Testing For Network Security | |

| 110 | 1RV17CS155 | Shyam A | Automation, Optimization And Migration Of Finops Applications. | |
|-----|------------|--------------------|--|--|
| 111 | 1RV17CS162 | Sparsh G Sarode | Implement Scalable Solution To Detect Conflicting Files In Spark Jobs | |
| 112 | 1RV17CS178 | Vaibhav V Athani | Automation For Automatic Access Node Selection During Full Restores For Vmware Virtual Machines | |
| 113 | 1RV17CS165 | Suhas S Prasad | Reconciliation Analysis And Justification | |
| 114 | 1RV17CS171 | Swathi N R | Ibm Power Servers System Dump Automation Development | |
| 115 | 1RV17CS145 | Sharankumar | Building Of End-To-End Test Automation Framework | |
| 116 | 1RV17CS099 | Nivit Nair | Multi Echelon Inventory Optimization (MEIO) For A Brewing Company | |
| 117 | 1RV17CS204 | Pradyumna Chakrapa | Feature Implementation And Testing In Insurance Suite Systems | |
| 118 | 1RV17CS183 | Vishak S Bhradwaj | Crawler Management Console | |
| 119 | 1RV17CS154 | Shreyas S Kasetty | Automation Framework For Validation Of Optical Modules In Optical Line System | |
| 120 | 1RV17CS189 | Faizan Mushtaq | Weblog+ Administered Blogging Application Using ASP.NET Core MVC | |
| 121 | 1RV17CS080 | Kushi Kiran | Sales Order Management Using Tableau | |
| 122 | 1RV17CS090 | Mridul Sadhu | Feature Enhancement Of Open-Source Web Conferencing System | |
| 123 | 1RV18CS417 | Naziya Akhthar M | Control Tower For Omni Channel | |
| 124 | 1RV17CS017 | Amisha | Implementation Of Regression Detection Framework | |
| 125 | 1RV17CS110 | Pranav B M | Volatility Dashboard For Illiquid Assets | |
| 126 | 1RV17CS010 | Aditya Raj | ETL Software Migration And Statement Generation | |
| 127 | 1RV17CS151 | Shreesha Bhat | Automation Of Corporate Actions On Indices | |
| 128 | 1RV16CS152 | Sirsha Chatterjee | Partner Integration Platform | |
| 129 | 1RV17CS071 | Karthik KS | Clustering And Analysis Of Network Logs For Root Cause Analysis (RCA) | |
| 130 | 1RV17CS153 | Shreyas Nopany | Instrumentation Of Core Matrices For Enhancement Of Platform Adoption | |
| 131 | 1RV17CS091 | Nadia Tarannum J | Automobile Insights Platform | |
| 132 | 1RV17CS033 | Chaitanya M R | Surround View Camera System For ADAS | |

| 133 | 1RV17CS089 | Monica B | Analyze And Profile Memory Usage Of Split-Rendering Solution In Virtual Reality |
|-----|------------|-----------------------------|--|
| 134 | 1RV17CS203 | Prerana M Donthi | Safety Subsystem Software Design Of An Automotive Advanced Driver Assistance System |
| 135 | 1RV17CS166 | Suman | Continuous Integrated Test Framework |
| 136 | 1RV17CS180 | Varun Komperla | Improving A Cloud-Based Learning Management System |
| 137 | 1RV18CS404 | Dhara Rajesh Rachh | Leveraging Rhapsody To Automate Cloud Infrastructure Testing |
| 138 | 1RV17CS050 | Dipali Sahay | Epsilon Loyalty – Marketers Ui Application |
| 139 | 1RV17CS111 | Prathamesh Subhash Mali | Data Transfer For CJ Affiliate |
| 140 | 1RV17CS026 | Ashwitha | An Application For PT Sales System |
| 141 | 1RV17CS028 | Ayush Agarwal | Building A Integrated Data Platform |
| 142 | 1RV17CS038 | Chittoor Ravimanya Susrith | Data Anomaly Detection And Reporting |
| 143 | 1RV17CS195 | Devireddy Venkata Manideep | Enterprise E-Sim Management Platform |
| 144 | 1RV17CS133 | Sai Swarna Dowley Rajendran | Stream Processing Engine |
| 145 | 1RV17CS096 | Nikita Kathare | Cloud-Based HR Management System Using Microservices |
| 146 | 1RV17CS119 | Raikar Siddharth Harish | Vehicle Component And Side Prediction |
| 147 | 1RV17CS202 | Srijith | Polooso Seguence Concretor |
| 14/ | 1RV17CS201 | O Vinati Reddy | |

R V COLLEGE OF ENGINEERING® DEPARTMENT OF TELECOMMUNICATION ENGINEERING M.Tech inDigital Communication Engineering Project 2019-20

| SI. No | Name of the Student | USN | Guide | External Guide | Project Carried at | Title of Work |
|-----------|------------------------|------------|-------------------------|--|--|---|
| 1. | Bhagyashree A J | 1RV18LDC01 | Dr. Bhagya R | | In-house Project carried out at TCE, RVCE, Bangalore | Performance Analysis of Channel Estimation Techniques for High Speed Railways Networks |
| 2. | Aishwarya R | 1RV18LDC02 | Dr. K.Sreelakshmi | | In-house Project carried out at TCE, RVCE, Bangalore | EYE BLINK DETECTION TO VOICE COMMUNICATION USING MACHINE LEARNING |
| 3. | Ashwini | 1RV18LDC03 | K Viswavardhan Reddy | | In-house Project carried out at TCE, RVCE, Bangalore | Predicting the User Behavior Analysis based on browsing history using Machine Learning Algorithms |
| 4. | Astha Sharma | 1RV18LDC04 | P Nagaraju | Vishal Narayanan | Intel Technology Pvt Ltd Bengaluru- 560103 | An Algorithm for Remote Access Tool for the Intel Reference Validation Platforms |
| 5. | Bhavana Ganga R | 1RV18LDC05 | Dr. Nagamani K | | In-house Project carried out at TCE, RVCE, Bangalore | Implementation of Intelligent Traffic Management System using Internet of Things |
| 6. | Bindu G Reddy | 1RV18LDC06 | Dr. G Sadashivappa | Dr. Shanmuga m Gunassekar an | Goodix Technology Private Limited | Design and Implementation of Automated Method for Acoustic Performance Analysis of Micro Speaker |

| 7. | CHANDRAKA LA J | 1RV18LDC07 | Shanthi P | Mr. Pavan C | Veoneer India Pvt Ltd | Design and Simulation of Broadband Antenna Array at 78.5GHz for Automotive Radar Applications |
|----|-----------------------|------------|------------------|--|--|---|
| 8. | Diwakar M | 1RV18LDC08 | Ranjani G | Dr. Sumesh M A | LEOS-ISRO | FPGA Based Interface Electronics for THz Radiation Detection |
| 9. | Hudha Nargis | 1RV18LDC09 | Ranjani G | | In-house Project carried out at TCE, RVCE, Bangalore | Development of Classifier Algorithms for MR Image Analysis |
| 10 | Jyoti G | 1RV18LDC10 | Ranjani G | Karthik, R&D Head, | Ampere Vehicles Pvt.Ltd | Implementation of Driver Efficiency Parameters for Real Time EV Monitoring Using Machine Learning |
| 11 | Lakshmi Patil | 1RV18LDC11 | Dr.K Saraswathi | | In-house Project carried out at TCE, RVCE, Bangalore | Crop Yield Prediction On The Basis Of Soil Composition Using Machine Learning Algorithms |
| 12 | Mahesh karajol | 1RV18LDC12 | N.N.Nagendra | Ramu Muthangi Project manager | Smart Health Global, Bengaluru , | Detection of Veins in Subcutaneous Layer using Near - Infrared Light |
| 13 | Math Siddalingayya | 1RV18LDC13 | P Nagaraju | | In-house Project carried out at TCE, RVCE, Bangalore | Auto suggestion of protocols and adoptive selection of protocols in MRI system |
| 14 | Megana S | 1RV18LDC14 | Dr. B Roja reddy | | In-house Project carried out at TCE, RVCE, Bangalore | Reduction of Ping Pong Effect in Cognitive Radio Network |

| 15 | Mohammad Azharuddin Inamdar | 1RV18LDC15 | Dr. H V Kumaraswamy | | In-house Project carried out at TCE, RVCE, Bangalore | Development of PUEA detection method in cognitive radio environment |
|----|-----------------------------------|------------|--------------------------|--|--|--|
| 16 | Nagalakshmi Pranitha S | 1RV18LDC16 | Dr, K Nagamani | | In-house Project carried out at TCE, RVCE, Bangalore | Implementation of Resource Allocation Algorithm for Cognitive Radio Systems |
| 17 | Nagavaishnavi K | 1RV18LDC17 | Dr. G Sadashivappa | Mr. Subramany a M. S | Nokia - IN | Design and Implementation of Automated Test Verification System for SBTS Software |
| 18 | Niveditha V K | 1RV18LDC18 | Dr.K Saraswathi | | In-house Project carried out at TCE, RVCE, Bangalore | Design and Simulation of Fog Networks for IOT Application |
| 19 | Pateel Shireesha | 1RV18LDC19 | Mahalakshmi M.N | | In-house Project carried out at TCE, RVCE, Bangalore | Implementation of Iterative Interference Cancellation in FBMC-QAM System |
| 20 | Pooja dayananda K | 1RV18LDC20 | Dr. B Roja reddy | | In-house Project carried out at TCE, RVCE, Bangalore | Implementation and Analysis of Uplink Detection Methods for MIMO Systems |
| 21 | Raksha K | 1RV18LDC21 | K Vishwavardhan Reddy | Mr. Malay Si Principal Tester | Nokia solutions & Network | Developing a test Framework for Performance Management of call session control function |
| 22 | Ramya Keerthi M R | 1RV18LDC22 | T P Mithun | | In-house Project carried out at TCE, RVCE, | An Efficient edge detection Approach to provide better edge connectivity for image analysis |

| | | | | | Bangalore | |
|----|---------------------|------------|--------------------|---|--|---|
| | | | | | | |
| 23 | Rashmi Sadalagi | 1RV18LDC23 | Nagendra N.N. | | In-house Project carried out at TCE, RVCE, Bangalore | Free space dielectric measurements using software defined radio |
| 24 | Ruben J Franklin | 1RV18LDC24 | Mohana | Sriram Lakshmina rayana Technical Manager | AMETEK | Design and Implementation of Real time Embedded System for Ultra Precision Machine |
| 25 | Sharada N S | 1RV18LDC25 | Dr B Roja Reddy | | In-house Project carried out at TCE, RVCE, Bangalore | Design and optimization of polyphase waveform for cognitive radar using artificial Bee Colony Algorithm |
| 26 | Sharath S | 1RV18LDC26 | Dr. Premananda B S | Ramu muthangi | Smart Health Gobal | Development of self assisted voice module in Visually Impaired |
| 27 | Shreevalli S | 1RV18LDC27 | Dr. Premananda B S | | In-house Project carried out at TCE, RVCE, Bangalore | Estimation Of Reverberation Time By Performing Acousting Echo Cancellation Considering Near- End And Far-End Speech Signals |
| 28 | Shrivibhu | 1RV18LDC28 | Dr. Saraswathi K | | In-house Project carried out at TCE, RVCE, Bangalore | Design and Development of Device Driver for Storage Controller |
| 29 | Sudhan A T | 1RV18LDC29 | G Ranjani | Mr. Paramesh G. | Nokia solutions & Network | Automation of SSI test cases of Abis and A interface in GSM using Robot framework |

| 30 | Tejaswini G Babajiyavar | 1RV18LDC30 | Dr Bhagya R | Mr. Amritash Kumar | Nokia solutions & Network | Implementation and Analysis of Dynamic spectrum sharing for different RAT's |
|----|----------------------------|------------|--------------------------|---|--|--|
| 31 | Tejaswini G P | 1RV18LDC31 | Dr. K Sreelakshmi | | In-house Project carried out at TCE, RVCE, Bangalore | Brain tumor detection using Deep neural network |
| 32 | Usha N | 1RV18LDC32 | K Vishwavardhan Reddy | | In-house Project carried out at TCE, RVCE, Bangalore | Dynamic Spectrum Sensing in Cognitive Radio Networks using Machine Learning model |
| 33 | Usha V | 1RV18LDC33 | Dr H V Kumaraswamy | Mr. Anoop P A | Microchip Technology India Pvt. Ltd | Development of UEFI driver compatibility for AHCI controllers |
| 34 | Vaibhavi | 1RV18LDC34 | K Vishwavardhan Reddy | | In-house Project carried out at TCE, RVCE, Bangalore | Stock market prediction using machine learning techniques |
| 35 | Varshitha S | 1RV18LDC35 | TP Mithun | Anitha Renu Alex Hardware Design Engineer | Intel Technology Pvt. Ltd, | Generic Debug platform for intel's vision portfolio |
| 36 | Vidyashree Dabbagol | 1RV18LDC36 | Dr. Saraswathi K | Suresh S D Scientist 'F' | LRDE, DRDO | Design and simulation of target classification based on radar detection |

R V COLLEGE OF ENGINEERING® DEPARTMENT OF TELECOMMUNICATION ENGINEERING M.TechRF and Microwave Engineering Project Report List 2019-20

| SI. No. | Name of the Student | USN | Guide | External Guide | Project Carried at | Title of Work |
|------------|------------------------|------------|--------------------------|----------------------|--|--|
| 1. | Ankita Khandre | 1RV18LRF01 | Dr. B. Roja Reddy | | In-house Project carried out at TCE, RVCE, Bangalore | Design and Analysis of 2X2 MIMO Antenna for WLAN Applications |
| 2. | Debasish Dash | 1RV18LRF02 | Dr. H. V. Kumaraswamy | | In-house Project carried out at TCE, RVCE, Bangalore | Design of 30 GHz wide band LNA for 5G Cellular Communication using CMOS Technology |
| 3. | Divya A T | 1RV18LRF03 | Dr K Sreelakshmi | | In-house Project carried out at TCE, RVCE, Bangalore | Design and simulation of balanced mixers for 5G application |
| 4. | K Radhakrishna | 1RV18LRF04 | Dr K Sreelakshmi | | In-house Project carried out at TCE, RVCE, Bangalore | Design of Microstrip Patch Array Antenna for Mobile Satellite Communication. |
| 5. | Misba Fathima | 1RV18LRF05 | Dr K Sreelakshmi | Mrs Sandhya Reddy | HAL Bangalore | Design and Analysis of Dual circular polarized Array Antenna for X band satellite Applications |

| 6. | Mrunal A Marihal | 1RV18LRF06 | Dr K Sreelakshmi | | In-house Project carried out at TCE, RVCE, Bangalore | Design And Analysis of GaN HEMT Based Low Noise Amplifier for UWB Applications |
|-----|-------------------------|------------|------------------|------------------|--|---|
| 7. | Prakruthi M | 1RV18LRF07 | N.N.Nagendra | Pratik Mewada | ICON | Analysis of RF transceiver architecture for ultra wide band stepped continuous wave RADAR using VSS |
| 8. | Prathiksha Ramesh | 1RV18LRF08 | Dr.Shanthi P | | In-house Project carried out at TCE, RVCE, Bangalore | Design and Fabrication of Planar Antenna for Microwave and Millimeter Wave Applications |
| 9. | Pratiksha R Matlawar | 1RV18LRF09 | Shambulinga M | Amit Shah | HAL Bangalore | Design and development of S-Band Power Amplifier Module for Satcom Manpack Terminal |
| 10. | Priyanka P N | 1RV18LRF10 | Shambulinga M | | In-house Project carried out at TCE, RVCE, Bangalore | Design and simulation of 8W GaN HEMT Power Amplifier for Telemetry Application |



principal@rvce.edu.in www.rvce.edu.in Tel: +91-80-68188110 +91-80-68188111 +91-80-68188112

Criterian_1.3.3

Field Projects

RVCE, BENGALURU

A Project Report On "EXTENSIVE SURVEY PROJECT"

At Melukote (Mandya Dist.)

Submitted in partial fulfillment of the academic requirement in respect of

Project Work



2018-2019

Under the guidance of

Faculty of Civil Engineering Department R.V. College of Engineering

Project Associates:

BALJIT SINGH KARNAVAT JASTI HARSHA VARDHAN POORNIMA N RANJITH R N SHYAM RAMJI VINAY KUMAR IG ADISHWAR SINGH PANKAJ KIRAN 1RV15CV018 1RV15CV035 1RV15CV057 1RV15CV073 1RV15CV099 1RV15CV118 1RV12CV072 1RV16CV414

R.V. COLLEGE OF ENGINEERING, BENGALURU-560059

(Autonomous Institution Affiliated to VTU, Belagavi)

DEPARTMENT OF CIVIL ENGINEERING



CERTIFICATE

Certified that the project work entitled "Extensive Survey Project" is a bonafide work, carried out by, JASTI HARSHA VARDHAN (IRV15CV035) of VII semester in civil engineering during the year 2018-19. It is certified that all corrections/suggestions indicated for internal assessment have been incorporated in the report. The project has been certified as it satisfies the academic requirement in respect of project work.

Guide:

1. 6/12/18

Associate Prof: Dr.Vinod A R

Assistant Prof: Sunil S

جرارین جریت کمنی Assistant Prof: Ravikiran S Wali

ly = complex phases

Assistant Prof: A

Camp officer

Assistant Prof: Venugopal G

AN TUN BANKS

Head of the department : Prof. Dr. Radhakrishna

RVCE, BANGALORE

DEPARTMENT OF CIVIL ENGINEERING

ACKNOWLEDGEMENT

At this moment of successful completion of our extensive project work, we would like to place it on record our sincere gratitude for those who were a source of inspiration, encouragement and guidance.

We are highly indebted to Asst.prof Venugopal. G and Asst.prof. B. G. Anand Kumar, Our camp officers and other Professors of Department of Civil Engineering, Rashtreeya Vidyalaya College of Engineering for their valuable and constant encouragement throughout our project work.

We are also thankful to Mr. Naveen, Mr. Anil, Mr. Venkatesha, Mr. Shiva Prakash B.G, Mr.Balakrishna and Mr.Pradeep who were in charge of our stores and equipment for providing us good instruments.

We would like to extend our sincere thanks to Prof. Dr. M.V. Dr.Radhakrisna, H.O.D of Civil Engineering Department and Dr. K.N Subramanya, Principal, R.V. college of Engineering for permitting us to take up this project work.

Lastly I extend my sincere thanks to my parents to for their kind co-operation and support in the successful completion of our project report.

RVCE, BENGALURU

| | CONTENTS | | | | |
|-----------|-------------------------------|-------------|--|--|--|
| SL. No | CHAPTERS | Page No. | | | |
| 1. | INTRODUCTION | 6 | | | |
| 2 | STUDY OF TOPOSHEET | 7 | | | |
| 3 | IRRIGATION | 7 | | | |
| 4 | NEW TANK PROJECT | 10 | | | |
| 5 | WATER SPREAD CONTOURS | 17 | | | |
| 6 | BLOCK LEVELLING AT WASTE WEIR | 19 | | | |
| 7 | CHANNEL ALIGNMENT | 20 | | | |
| 8 | ROAD ALIGNMENT | 27 | | | |
| 9 | DESIGN OF ROAD ELEMENTS | 31 | | | |
| 10 | WATER SUPPLY DESIGN | 35 | | | |
| 11 | SEWERAGE PROJECT | 40 | | | |
| 12 | ABBREVIATIONS | 42 | | | |
| | | | | | |

RVCE, BENGALURU

1. INTRODUCTION

This extensive survey project is conducted to acquire practical knowledge and applications of theory, and overcome the difficulties that could arise in field during surveying. We also learn the use of different survey instruments and to develop team spirit at work. It also helps develop confidence in handling of survey project. We conducted survey for a new tank project, Highway project, water supply scheme and sewerage project. This survey was conducted at Melukote,

1.1 Objects of Extensive Survey Camp:

In order to acquire sound knowledge of both theory and practical necessities and also better appreciate the difficulties that could arise during surveying,

The object of this survey project is as follows:-

- To impart training in the use of survey instruments and to acquire a comprehensive idea of the project.
- 2. To train the students under difficult and realistic conditions of surveying work.
- 3. To develop team spirit in the multi-faceted project work.
- 4. To instill confidence in the management of survey projects.

1.2 Technical aspects of a project:

The design and construction of any project such as dam, road alignment, water supply system etc requires a thorough investigation of the site as regards to its stability and feasibility. The preliminary investigation starts from the reconnaissance work, study of topo sheets, proposal of alternate sites etc.

The second stage work of investigation includes the survey work at the site in order to collect the data necessary for the design of project elements, preparation of drawings, estimates etc. The office work is confined to the designs, drawings and estimates of the project.

1.3 Historical background of the place:

Melukote in Pandavapura taluk of Mandya District, is one of the sacred places in Karnataka. The place is also known as Thirunarayanapuram.

Melukote is famous for Cheluva Narayana Swamy Temple, with a collection of crowns and jewels which are brought to the temple for annual celebrations. Many more shrines and ponds are located in the town.

2.STUDY OF TOPO SHEET

Toposheet gives the topographical features of the locality like alignment of a railway line, roadway, streams and its distributaries, and permanent structures located in that locality. This map helps in selecting the site for a new tank and also gives a clear picture of transportation facility for men and materials to the proposed site. We also learn about the approximate catchment area of site. This map has to be studied before conducting reconnaissance survey.

2.1 Calculation of yield at site.

The catchment area of proposed New Tank, determined from the topo sheet is 6.2 Km². The rainfall of a bad year is always taken as 2/3 of mean amount of rainfall. Average annual rainfall for Melukote area from Meteorological department data is 70 cm. Bad year rainfall is (2/3) of 70cm = 46.7cm Runoff coefficient is usually assumed as 15 % to 20% Assuming as 20% Annual Yield= <u>20</u> x46.7cm = 9.34 cm 100 Vield from catchment (6 2010b) 934

Yield from catchment (6.2X10⁶) x $\frac{9.34}{100}$ cum/year = 0.579 X 10⁶ cum/year.

3. INTRODUCTION FOR IRRIGATION

Irrigation may be defined as the process of artificially supplying water to soil for raising crops. India is basically an agricultural country and its economy depends to a great extent on the agricultural output. Water is evidently the most vital element in agriculture. Water is normally supplied to the plants by nature through rains.

However, total rainfall in a particular area may either be insufficient or ill timed. In order to get the maximum yield, it is essential to supply the optimum quantity of water and to maintain correct timing of watering. This is possible only through a systematic irrigation system, which includes collecting water during the times of excess rainfall and releasing it to the crop as and when required. The need for irrigation can be summarized in the following four points:

Less rainfall:

When the total rainfall is less than that needed for the crop, artificial supply of water is necessary. In such a case, irrigation system could be developed at the place where more water is available and then, the water can be conveyed to the area where there is deficiency.

Non-uniform rainfall:

The rainfall in a particular area may not be uniform throughout the crop period. During the early periods of the crop, there might be rain, but no water may be available at the end, with the result, that either the yield may become less, or the crop may wither. But the accumulated or stored

EXTENSIVE SURVEY PROJECT Page | 7

RVCE, BENGALURU

water during the excess rainfall period may be supplied to the erop during the period when there isless or no rainfall, but there is a need for watering. Commercial crop with additional water-requirement:

The rainfall in a particular area may be just sufficient to raise the usual crops, but more water may be needed for raising commercial or each erops, in addition to increasing the annual output by adopting multiple cropping patterns distributed throughout the year.

Controlled water supply:

By constructing a proper distribution system, the yield of erop may be increased. Application of water to the soil by modern methods of irrigation serves the following purpose:

- It adds water to the soil to supply moisture essential for the plant growth.
- It washes out all diluted salts in the soil.
- It reduces the hazard of soil piping.

3.1 BASIC PRINCIPLES OF IRRIGATION

Duty: Duty represents the irrigating capacity of a unit of water. It is the relation between the area of a crop irrigated and the quantity of irrigation water required during the entire period of growth of

For example, if 5 cumees of water supply is required for a crop sown in an area of 6200 hectares, the duty of irrigation water will be 6200/5 - 1240 hectares/cumee, and the discharge of 5 cumees will be required throughout the base period.

Delta: Delta is the total depth of water required by a crop during the entire period from the day of sowing to harvesting.

For example, if a crop requires about 12 watering at an interval of 10 days and a water depth of 10 cm in every watering then the delta for that crop will be 12x10 = 120 cm = 1.2 m. If the area under that crop is A hectares, the total quantity will be $1.2 \ge \Lambda = 1.2\Lambda$ hectare-meters in a period of 120 days.

Crop period: Crop period is the time, in days, that a crop takes from the instant of itssowing to its harvesting.

Base period: Base period for a crop refers to the whole period of cultivation from the time of first watering for sowing the crop, to the last watering before harvesting.

The duty of water is reckoned in the following four ways:

- By the number of hectares that I cumee of water can irrigate during the base period, i.e., 1700 hectares per cumees in the above example.
- By total depth of water, i.e., 1.20 meters.
- By number of hectares that can be irrigated by a million cubic meter of stored water. This system is also used for tank irrigation.

- RVCE, BENGALURU
- By the number of hectare meters expended per hectare irrigated. This is also used in tank

```
Relation between duty (D), delta (D) and base period (B) in metric system
```

Let there be a crop of base period 'B' days. Let one cumec of water be applied to this crop on the field for B days.

Now, the volume of water applied to this crop during B days (V) $V = 1x (Bx60x60x24)m^3$

= 86,400 B (cubic meter)

By definition of duty (D), one cubic meter supplied for B days irrigates D hectares of land.

Therefore this quantity of water (V) irrigates D hectares of land or D^*10^4 square meters of area.

Total depth of water applied on this land

= Volume/Area $=\frac{86400\times B}{10000}$ meters 8.64×B

By definition, this total depth of water is called delta (D).

Therefore

 $D = \frac{8.64 \times B}{D}$ meters Or $D = \frac{864 \times B}{D}$ cm.

Where, D is in cm or m, B in days, and D is duty in hectares/cumec.

Cultivable command area: The gross commanded area also contains unfertile barren land, alkaline soil, local ponds, villages and other areas of habitation. These areas are known as uncultivable areas. The remaining area on which crops can be grown satisfactorily is known as cultivable commanded area. The cultivable command area can be further classified as cultivable cultivated area and cultivable uncultivated area.

Gross command area: An area is usually divided into a number of watersheds and drainage valleys. The canal usually runs on the watershed and water can flow from it, on both sides, due to gravitational action only up-to drainage boundaries. Thus in a particular area lying under the canal system, the irrigation can be done only up-to the drainage boundaries, which can be commanded or irrigated by a canal system.

Consumptive use: Consumptive use of water by a crop is the depth of water consumed by evaporation & transpiration during the crop growth, including water consumed by the accompanying weed growth.

RVCE, BENGALURU

4. INTRODUCTION TONEW TANK PROJECT

4.1. INVESTIGATION FOR A NEW TANK PROJECT

The design and construction of any dam whether earthen, masonry or concrete has to be preceded by a thorough investigation to select the most suitable and economical site. The thoroughness of the investigation depends upon the size of the project.

4.2. PRELIMINARY INVESTIGATION

Before taking up a detailed survey of the project, it is essential to carry out considerable reconnaissance work. The toposheet study of the probable project area gives possible sites in that area and the catchment area of the site.

The reconnaissance survey was carried out by us the day before we started the actual survey. During this survey, we decided the site for the construction of bund, weir & canal alignment. Using chain or tape, rough data regarding the level and the length of the dam was collected. The preliminary investigation should include:

- 1. A rough levelling work to give the topography of the site.
- 2. A study of the rocky out crop and a little boring, to note the nature of the foundation.
- 3. Availability of construction materials such as earth and good quarry etc.
- 4. Nature and extent of land, roads, bridges, etc. that would be submerged by the construction of the
- 5. Benefitsofthe dam to the people.
- 6. Collection of hydrological data like rainfall, flood discharge etc.
- 7. Facility for discharging the flood water.

Keeping the above points in view, a thorough study was done, based on which the final choice of the site was made.

4.3. FACTORS CONSIDERED FOR SELECTION OF SITE FOR EARTHEN DAM.

The following topographical and geological features affect the selection of site for earthen dam.

1. The water storage should be largest for the minimum possible height and length; the site should be located in a narrow valley.

- 2. Good impervious strata [foundation] should be available at moderate depth.
- Satisfactory and suitable basin should be available.
- Material for construction should be available locally.
- 5. There should be suitable site available for waste weir location.

6. Value of the property and land likely to be submerged by the proposed dam should be sufficiently low in comparison with the benefit expected out of the project.

RVCE, BENGALURU

7. Dam should be accessible in all seasons.

8. Overall cost of construction and maintenance is to be taken into consideration.

After the selection of site, the final and precise investigation is carried out. In the present survey work it was assumed that a choice of site was made and the type of dam to be earthen damwith this assumption the detailed survey was carried out, which included

A. Longitudinal section and cross-section along the center line of the bund. B. Block levelling at the waste weir site.

C. Water spread contours.

4.4. FLY LEVELLING

It is one method to determine the Reduced Level (RL) of a required point. This levelling work is carried from the nearby Permanent Bench Mark (PBM), for example from a railway station or other permanent structure. In this project we established a Temporary Bench Mark (T.B.M) near the bund.

The field work is carried out as follows:

1. Set the levels near the PBM and carry out temporary adjustment.

2. Keep staff on PBM and take readings and enter it as Back Sight (BS) in the field book.

3. Take intermediate points towards the direction of required pointtill it is reached.

4. If the staff is invisible, shift the level and note down the last reading as Fore Sight (FS). After shifting the level, do the necessary temporary adjustment, take the readings of that point and note it down as back sight.

5. Continue this procedure until the required point is reached.

6. The RL of the point is determine by using these formulae:

1. PC = PBM + BS

2. RL = PC-IS or PC-FS

4.5 LONGITUDINAL SECTIONS & CROSS SECTIONS ALONG THE PROPOSED CENTRE LINE OF THE TANK BUND:

Object: -

To obtain the Profile of the valley along the assumed centre line of the bund. •

To estimate the quantity of earthwork for the proposed construction of the bund. •

To estimate the quantity of earthwork, the following points should be considered:

TOP WIDTH: Top width of earth dam should be sufficient to keep the seepage line well within the body of dam. It should be able to withstand earthquake and wave action. For small dams, top width is generally governed by minimum road way requirements. Top width of earth dam can be selected as per the following recommendations.

1. $T = 0.2 \times Z + 3$ for very low dams (<15 m)

2. T = 0.55 x (\sqrt{Z}) + 0.2 x Z for height less than 30m

RVCE, BENGALURU

3. T = 1.65 x ($\sqrt{(Z + 1.5)}$

for height greater than 30m

where Z is the max. height of dam in metre. We have found Z=29.850m

 $T = 0.55 \text{ x} (\sqrt{29.850}) + 0.2 \text{ x} 29.850 = 8.96 = 9 \text{ mts}$

FREE BOARD:-

Free board of an earth dam is the height provided above Maximum Water Level (MWL)/Full Reservoir Level (FRL)uptothe Top Bund Level (TBL) in order to prevent over topping of water

"Minimum free board" is defined as vertical distance between max reservoir level and top of dam. The vertical distance between full reservoir level and top of dam is called "Normal free board". The Minimum height of free board for wave action is $1.5h_w$ where $h_w = max$. height of wave.

The wave height (h_w) in metre can be calculated according to

1. Molitor's Formula

h_w(metre) = 0.032 x $\sqrt{(V \times F)}$ + 0.763 - 0.271 x $\sqrt{\sqrt{F}}$

Where F is fetch in km and F<32 Km

Fetchis defined as the longest unobstructed distance for wind to blow from one edge of reservoir up to the dam on u/s side of the dam. (Fetch can be measured from capacity contour sheet); V is wind velocity in km/hr.

(The max wind velocity in the area is 60 kmph according to meteorological data)

1. Molitor's formula

 h_w (metre) = 0.032 x $\sqrt{(V \times F)}$ + 0.763 - 0.271 x $\sqrt{\sqrt{F}}$

F = 1.4 kmV = 60 kmph $h_w = 0.763 m$ $(h_w)max = 1.5 \ge 0.763$ = 1.15 m

4.6. CLASSIFICATION OF EARTHEN DAMS

Earth dams are classified as follows:

1. Homogenous earth dam: A purely homogeneous earth dam is composed of single kind of material{Exclusive of the slope protection}. Figure 1 shows a typical cross-section of a purely homogeneous type earth dam.



Figure 1: Cross-section of a purely homogenous type earthen dam

2. Zoned embankment type earth dam: It is the one in which the dam is made up of more than one material. The most common type of a rolled earth dam section is that in which a central impervious core is flanked by zones of material which are considerably more pervious. Figure 2 shows a typical cross-section of a Zoned Embankment type earth dam.



Figure 2: Cross-section of a zoned embankment type dam

3. Diaphragm Embankment type: This is a modification over the homogeneous embankment type, in which the bulk of the embankment is constructed of pervious material and a thin diaphragm of impermeable material is provided to check the seepage. The diaphragm may be of impervious soils, cement concrete, bituminous concrete, or any other material, and may be placed either at the center of the section as a central vertical core, or at the upstream face as a blanket. Figure 3 below shows a typical cross-section of a Diaphragm Embankment type earth dam.

-





Table 01: RECOMMENDED SLOPES FOR SMALL HOMOGENEOUS EARTHFILL DAMS ON STABLE FOUNDATION:

| Case | Type | Purpose | | | | |
|------|-------------|--------------|----------------|----------------|--------------|--|
| | | r ui pose | Soil | Upstream slope | Downstream | |
| | | | Classification | | slope | |
| Ð | Homogeneous | Deteri | a) GW GP SW SP | Previous | Not suitable | |
| ., | or Medical | Detention or | b) GC GM SC | 2.5:1 | 2:1 | |
| | Homogeneo | Storage | c) SM | 3:1 | 2.5:1 | |
| | Homogeneous | | d) CL ML | 3.5:1 | | |
| | | | СН МН | | 2.5:1 | |
| 2) | | | a) GW GP SW SP | Previous | Not suitable | |
| 2) | Homogeneous | Storage | b) GC GM SC | 3:1 | 2:1 | |
| | | | c) SM | 3.5:1 | 2.5:1 | |
| | | | d)CL ML | | | |
| | | | СН МН | 4:1 | 2.5:1 | |

3

RVCE, BENGALURU

Table 02: RECOMMENDED SLOPES FOR SMALL ZONED EARTHFILL DAMS ON STABLE FOUNDTION:

| 1 IVDC | Purpos | and the second se | | | |
|-----------------------|--|---|--|---|---|
| | rutpose | Shell Material | CoreMaterials | U/S | D/S |
| Zoped | | Classification | Classification | slope | slope |
| with | Any Not critical, rock-fi | | Not critical GC, | 2:1 | 2:1 |
| "Minimu | | GW,GP,SW,SP | GM, SC, SM, | | |
| m" | | | CL, ML, CH, | | |
| Zoned | Data | | МН | | |
| with | OP | Not critical, rock-fill: | GC,GM, | 2:1 | 2:1 |
| "Maximu | OK Storage | GW,GP,SW,SP | SC,SM, | 2.25:1 | 2.25:1 |
| m"Com 1 | | | CL,ML, | 2.5:1 | 2.5:1 |
| Zanad | | | СН,МН | 3:1 | 1:1 |
| Zoned | Storage | Not critical, rock-fill, | GC,GM | 2.5:1 | 2:1 |
| with | | GW,GP, | SC,SM | 2.5:1 | 2.25:1 |
| Maximu | | SW,SP | CL,ML | 3.0:1 | 2.5:1 |
| m [°] Core I | | | СН,МН | 3.5:1 | 3.0:1 |
| | Zoned with "Minimu m" Zoned with "Maximu m" Core 1 Zoned with "Maximu m" Core 1 | TypePurposeZonedAnywith""Minimum"ZonedDetentionwithOR Storage"Maximum" Core 1ZonedStoragewith"Core 1StorageWith""Maximum" Core 1Core 1Storage | TypePurposeShell Material ClassificationZonedAnyNot critical, rock-fill; GW,GP,SW,SP"MinimuGW,GP,SW,SP"MinimuDetentionNot critical, rock-fill; GW,GP,SW,SPZonedDetentionNot critical, rock-fill; GW,GP,SW,SP"MaximuOR StorageGW,GP,SW,SP"MaximuGW,GP,SW,SP"MaximuGW,GP,SW,SP"MaximuStorageNot critical, rock-fill, GW,GP, SW,SP"MaximuStorageNot critical, rock-fill, GW,GP,withGW,GP, SW,SPm" Core 1SW,SP | TypePurposeShell Material ClassificationCoreMaterials ClassificationZonedAnyNot critical, rock-fill; GW,GP,SW,SPNot critical GC, GM, SC, SM, CL, ML, CH, MHm"GW,GP,SW,SPGM, SC, SM, CL, ML, CH, MHZonedDetentionNot critical, rock-fill; GW,GP,SW,SPGC,GM, | TypePurposeShell Material ClassificationCoreMaterials ClassificationU/SZonedAnyNot critical, rock-fill; GW,GP,SW,SPNot critical GC, GM, SC, SM, CL, ML, CH, MH2:1"Minimu m"Detention WithNot critical, rock-fill; GW,GP,SW,SPNot critical, CC, GM, SC, SM, CL, ML, CH, MH2:1ZonedDetention WithNot critical, rock-fill; GW,GP,SW,SPGC,GM, SC,SM, SC,SM, CL,ML, CL,ML, CL,ML, S112:1ZonedDetention GW,GP,SW,SPSC,SM, SC,SM, SC,SM, CL,ML, S113:1ZonedStorage GW,GP, SC,SMNot critical, rock-fill, GW,GP, SC,SM, SC,SM, S2,S112.5:1 S11WithGW,GP, GW,GP, SW,SPSC,SM, SC,SM, S2,S112.5:1 S11"Maximu m" Core1SW,SPCL,ML, SU,SP3.0:1 CH,MH"Maximu m" Core1SW,SPCL,ML, S3,S11 |

Note: CL and IH soils are not recommended for major portions of the cores of earth fill dams.

Though any one of the tables can be used for preliminary selection of the bund section the current practice has been in favour of Strange's table.

<u>Core (Hearting)</u>: Core or Hearting is a clay type material provided mainly to prevent seepage through the body of the dam. The different types of clay silt for construction of core is provided in Table 01 and Table 02.

<u>Rip Rap or U/S Revetment</u> is a layer of coarse material placed on the embankment to prevent erosion of soil.

Rip Rap is of two types:

1. Dumped

2. Placed (also known as "Pitching"

The minimum weight of each rock for rip rap is calculated by using Iribarren – Hudson formula.

$$W = \frac{K^{2}\gamma S\mu^{3}h^{3}}{(\mu Cos\beta - Sin\beta)^{3}(S-1)^{3}}$$

W= Minimum weight of Rock to be placed on rip rap in kN.

K'= A coefficient = 0.02

 γ = Specific weight of water =9.81 kN/m³

S= Specific gravity of rip rap material (2.20 to 2.45)

E.C.

| DELETITE ENGINEERING | |
|--|-----------------|
| μ = Coefficient of friction of rip rap metator | RVCE, BENGALURU |
| h= effective wave height in meters | |
| h= 0.0045 x F $^{0.423}$ x U ^{1.154} | mula |
| F = fetch in km, U = wind velocity in kite | |
| β = Angle of U/S slope with the horizontal | |
| Rip Rap is placed in layers. The innormant i | |
| washing off of the soil is a | ch acta - Gt |

washing off of the soil in the shell zone. It also prevents sinking of the coarse rock into the softened surface of the shell.

Table 03: DIMENSION OF RIPRAP AS A FUNCTION OF WAVE HEIGHT

| Max. Wave Minimum rip råp height Thickness | | Min thickness of cushion | | |
|---|-------|--------------------------|-----------|--|
| 0 to 1.5 | 300mm | Fine | Thickness | |
| 1.5 to 3.0 | 150mm | 150mm | 150mm | |
| > 3.0m | 600mm | 150mm | 150mm | |
| | | 150mm | 150mm | |

Cut Off wall

When river bed is having thick stratum of sand, an impermeable structure is constructed within the stratum to reduce seepage through the foundation.

There are two types of cut off wall:

If the bottom of the cut off wall permeates into the impermeable layer then it is called positive cut off wall. This type has the advantage of reducing seepage loss, but the disadvantage of increasing neutral stress due to water, thus decreasing the factor of safety of slope-stability on U/S side.

1) If the bottom of cut off wall does not permeate into loose stratum completely, cut off is called "Partial cut off wall"

The Minimum bottom width of cut off wall is 4m, side of at least 1:1 or flatter slope may be provided in case of overburden. ¹/₂:1 or ¹/₄:1 may be provided in soft rock and hard rock respectively. It also prevents seepage, erosion, and mass, instability, boiling and piping.

Internal drainage system:

The drainage system consists of two components.

- a) Protective filter which is in contact with core.
- b) The conduits, which collect & dispose off seepage water.

| Filter Material | Thickness for given head | J (M) |
|-------------------|--------------------------|-----------|
| Fine sand | 22m 22 to 46m | 46 to 92m |
| Coarse sand 200 r | nm 300mm | 450 mm |
| Gravel 300r | 450 mm | 650 mm |
| / too due i | 600 mm | 750mm |

Table 4: Minimum thickness of protective filter is provided as follows

Rock toe/ toe drain

The toe drain is placed at D/s side toe of each dam. In small dams only drains are provided. In arge dams embankment will be saturated below the phreatic line. And tow drain acts as a disposal zone of the drainage water. Its height varies from 5% of dam height (above tail water level), with external drainage system, to as much on 20% in small dams with no internal drains. The Rock toe designed like protective filter except for the gravel zone. The top width of rock toe will have the

5.WATER SPREAD CONTOUR:

This survey is necessary to draw the capacity contours by the help of witch the storage levels of the tank are fixed. This can be carried out by the following methods.

1. One set of levels is taken along the course of the river on the up stream and another set at right angle to it at the widest region and counters are interpolated.

2. The FTL counter is traced directly and cross section at suitable intervals are taken across this until F T L on the other side is reached. The lowest point of main valley is met and the contours'

3. The entire water spread is covered by block leveling and any number of contours is interpolated.

Of the above three methods the third method is most accurate but it is tedious. Any of the above methods may be adopted depending upon the degree of the accuracy required and the size of the

Calculation of the storage capacity of reservoir:

Areas of successive contours are measured using planimeter or by constructing squares.

| CONTOUR | AREA ENCLOSED (V 2) |
|-------------|---------------------|
| 920 | (Km ²) |
| 030 | 0.00718 |
| 930 | 0.083 |
| 940 | 0.229 |
| 950 | 0.229 |
| If A1 A2 A2 | 0.44 |

If A1, A2, A3 ... An, are the areas of successive contours, h being the contour interval, then by Prismoidal rule. The storage capacity can be calculated. Using Prismoidal rule

CHANNEL ALIGNMENT

RVCE, BENGALURU

A canal is defined as artificial channel constructed on the ground to carry water from a river or another canal or reservoir to the fields. Usually, canals have a trapezoidal cross section.

Canals can be classified as in the following ways:

based on nature of source of supply

a) Permanent: a permanent canal has a continuous source of water supply. Such canals are

b) Inundation canal: an inundation canals draws its supplies from a river only during the high stages of the river. Such canals do not have any head works for diversion of river water to the canal, but are provided with a canal head regulator.

2. Based on their function

- a) Irrigation: an irrigation canal carries water from its source to agriculture fields.
- b) Navigation: canals used for transport of goods are known as navigation canals.
- Power: power canals are used to carry water for generation of hydroelectricity. Feeder canal: a feeder canal feeds two or more canals. A canal can serve more than one function.

3. <u>Classification based on financial output</u>

- a) Productive canal: the canals which yield net revenue to the nation after full development of irrigation in the area are called productive canal.
- b) Protective canal: protective canal is a short relief work for protecting a particular area

4. According to size and capacities the canals are classified as:

- a) Main canal: the main canal takes its supplies directly from the river through the head regulator or from reservoir. Its main function is to supply water to the branch canal and sometimes
- b) Branch canal: for supply water to large area, the main canal is bifurcated into two or three canals. Each one is called branch canal and particular area under its command. Usually the branch canal also does not supply water directly to the field. In branch canal the discharge varies from 5 to 10 cumec.
- c) Distributaries: it takes water from branch canal and distributes same to the field directly. Depending upon the capacity distributaries may be classified as major and minor distributaries.

Major distributaries: carry 0.25 to 5 m3/s of discharge. These distributaries take their supplies generally from the branch canal and sometimes from the main canal. The distributaries feed either watercourses through outlets or minor distributaries.

Minor distributaries: are small canals which carry a discharge less than 0.25 m³/s and feed the water courses for irrigation. They generally take their supplies from major distributaries or branch canals and rarely from the main canals.

- d) Field channel or water courses: these are small channels maintained by the farmers. The water is supplied through outlet provided in the distributor. The length of the water
- 5. Classification based on canal alignment: depending upon the topography, canals may a)Contour canal

b) Water shed canals

c) Side slope canal

a) Contour canal

A channel aligned nearly parallel to the contours of the country is called as a contour canal. The contour canal can irrigate only one side. As the ground level on other side is quite high, it intercepts drainage sometimes, hence it requires cross drainage works which is a costlier



Figure 05: Alignment of contour canal

b) Water shed canal or ridge canal

A ridge canal is aligned along water shed and runs for most of its length in a water shed. When a channel is on water shed, it can command areas on both sides and so large area can be brought under cultivation and also no drainage can intercept water shed and hence the necessity of constructing cross drainage work is avoided.

c)Side slope canal: This canal is roughly almost right angles to the contour. It is either in ridge nor in the valley. this canal will not cross the natural drainage. Hence no cross drainage works are necessary here also. But the slope of side slope canals is very steep. This canal can irrigate only on one side.

distributaries, a service road on only one side9usually, left bank) is provided. These are also called as inspection road. The width of the service roads for main canal varies from 4 to 6m, he width of

Dowla: the raised portion of the bank is called dowla. It is provided by side of inspection road .they are provided as measure of safety for automobile to drive on the service road. The stop width is generally 0.5m and the height above the road level is 0.5m, the side slope is similar to the side

Borrow pit: when the earth work excavated is not sufficient for earthwork in filling, then extra earth is borrowed or taken from the pits. These pits are dugged in the adjoining lands and are called

Spoil bank: these are the additional banks constructed with surplus excavated soil which is not

Balancing depth: a canal section will be economical when the excavated earth becomes equal to the earth work in filling. It is possible only when the canal is partially cutting and filling. It also eliminates the need for the spoil banks and borrow pits. Therefore for a given cross section of a canal there can be only one depth t which earth works in excavation is equal to the earth work in filling. The depth is called the balancing depth.

Canal bank: in case of partly cutting, the banks are constructed on sides of the canal to water. The height of the banks depend on the fully supply level of the canal and hydraulic gradients.

In case of fully cutting, the banks are constructed on both sides of the canal to provide with inspectional road. The height of the bank will be low and the top width will be maximum just to

In case of fully embankment, the canal and both the canal banks are constructed above the ground level. The height of the bank will be high and its section will be large due to hydraulic gradient.

Hydraulic gradient: when the water is retained by the canal bank due to the resistance through line which may pass through country side of the bank. This sloping line is known as the hydraulic gradient or saturation gradient. The soil below this line is saturated, but the soil above that line. The hydraulic gradient depends on the permeability of the soil.

Counter berm: when the water is retained by canal bank the hydraulic gradient line passes through the body of the bank. For stability of the bank, this gradient should not intersect the counter side of the bank. It should pass through the base and a medium cover. This projection is known as counter beam. The width of the berm depends on the site condition.

Land width: the total land width required for the construction of a canal depends on the nature of the site condition, such as fully in cutting or fully in banking or partly cutting partly in banking. The total land width=top width of the canal+ twice the berm width+ twice the bottom width banks + A margin of one meter from the heel of the bank on both sides.

RVCE, BENGALURU

Canal lining The impervious layer which protects the beds and sides of the canal is called lining. Following are the objects of lining

- To minimize the seepage losses in canal. 1.
- 2.
- To increase the discharge in canal section by increasing the velocity. To prevent erosion of bed and sides due to high velocity. 3.
- To reduce maintenance of canal 4.
- To prevent water logging 5.
- 6.
- To increase the command areas by decreasing water losses. 7.
- To protect the canal from the damage by flood due to erosion and scouring of banks. To control the growth of weeds. 8.

Advantages of canal lining:

- The lining of canal prevents seepage losses and thus more area can be irrigated by the water 1.
- 2. The lining provides a smooth surface and hence the velocity of flow in the lined canal
- 3. The increased velocity minimizes the losses due to evaporation.
- 4. Lining of canal prevents or reduced the growth of weeds.
- 5. Canal lining prevents water to come in contact with harmful salts during transit.
- Water logging of the surrounding area is reduced due to canal lining.
- 7. Since the velocity of water increased silting is reduced.
- 8. A lined channel provides safety against breaches. Because of relatively asmooth surface of lining, a lined channel requires a flatter slope. This results in an increase in the command
- 9. It provides the stable selection of the canal.

Disadvantages of canal lining:

- 1. Initial cost is more.
- 2. It is very difficult to repair damaged lining.
- 3. It takes more time to complete the project.

Calculation of Ground level for starting channel alignment o. . .

| Sluice level | : | 927.750m |
|----------------------------|---|---------------------------------------|
| Full supply depth of water | : | 0.280 m (According to Channel design) |
| Free board | : | 0.470 m (Assumed) |
| Ground level | : | 928.500m |
| DEPARTMENT OF CIVIL ENGINEERING | |
|--|--|
| Calculation of actual gross community RVCE, BENGALURU | |
| The area enclosed between center line of | |
| as gross command area. This area can be | |
| method. | |
| Design of Channel Section: | |
| Determination of Irrigable area: | |
| The yield of catchment has been found to be a second | |
| Assuming 10% for evaporation loss and 15 gran | |
| torage capacity. | |
| Volume of water available for irrigation is $= 0.75$ m | |
| $= 0.434 \times 10^{6} \text{ cum}$ | |
| Assuming average duty of 286 Hectares per million | |
| Area that can be irrigated: $0.434 \times 10^6 \times 286$ hours | |
| 10^6 | |
| = 124.412 Hectares | |
| t is assumed that the reservoir gets filled once annually | |
| Jesign of channel section using Lacey's silt theory | |
| Taking average duty for mixed crop pattern as 3000 hectares/ourses | |
|)ischarge $Q = Area = 124.412 = 0.0415 \text{ m}^3 / \text{sec}$ | |
| 3000 3000 | |
| Side slope $=1:1$ | |
| acey silt factor = 1.0 (for standard silt) | |
| Velocity in channel = $V = \left(\frac{Q \times f^2}{140}\right)^{\frac{1}{6}}$ | |
| $= \left(\frac{0.0415 \times 1^2}{140}\right)^{\frac{1}{6}} = 0.258 \mathrm{m/s}$ | |
| Area of flow A = $\frac{Q}{V} = \frac{0.0415}{0.258} = 0.16 \text{ m}^2$ | |
| h = (B+Zh) h = (B+h) h = 0.16 (Z: a Horizontal Component of side slope) | |
| Assuming bed width of 30cm | |
| Ve get depth of flow $h = 0.28 m$ | |
| longitudinal slope of channel S= $\left[\frac{f^{5/3}}{3340Q^{1/6}}\right] = 1/1965$ | |

Hence assumed slope of (1/2000) is correct.

DEPARTMENT OF CIVIL ENGINEERING

PARTICULARS AND SALIENT FEATURES OF THE

RVCE, BENGALURU

7

| | | SFTHENTP |
|----|---|---------------------------------------|
| 1. | Place of the project | |
| | joci | Melukote, Pandavapura taluk |
| 2. | Distance from Bangalow | Mandya district. |
| 3. | Nature of Project | 133 km. |
| 1 | Tupe of Dread | New Tank Project |
| 4. | Type of Bund | Earthen Bund. |
| 5. | Bund | |
| | Length of Bund | 288.80m |
| | Deepest Streambed | 920.150m. |
| | • TBL | 950m. |
| | • MWL | 948.850m. |
| | • FTL | 947.000m. |
| | Max height of Bund | 29.850m. |
| | | |
| 6. | Length of Weir | 60m |
| 7. | Capacity contour | 4.12 X 10 ⁶ m ³ |
| | | |
| 8. | Canal | |
| | Length of the Canal | 345 m |
| | Bed Width | 0.300 m. |
| | ESD | 0.280 m. |
| | • F.S.D. | 0.470 m. |
| | Free Board | |

Table05:PARTICULARS AND SALIENT FEATURES OF THE NTP

<u>Requirements:</u>

- The basic requirements of an ideal alignment between two terminal stations are that is should be: Short
- Easy
- Safe
- Economical



8.2 Need for Roadway Planning:

In the present era, planning is considered as a pre-requisite before attempting any development program. This is particularly true for any engineering work, as planning is the basic need for highway development.

Particularly planning is of great importance when funds available are limited in contrast to the amount required which would be very high. This is actually the most important problem that has to be addressed by the developing countries like India as funds have to be utilized in the best possible and economic way.

8.3 The objects of Roadway planning are as follows:

- To plan a road network for efficient and safe traffic operation, but at a minimum cost.
- The cost of the construction, maintenance and renewal of pavement layers and the vehicle operation costs must be given due considerations.
- To arrive at a road system and lengths of different categories of roads, which could provide maximum utility and can be constructed within the available resources during the plan period under consideration.

DEPARTMENT OF COME ENGINEERING

- To fix up date wise priorities for development of each road link based on utility as the main
- To plan future requirements and improvements of road in view of anticipated developments.
- s.4 Factors controlling alignment;

get an alignment to be shortest, it should be straight between the terminal stations. This is always per an intermediate due to various practical difficulties such as intermediate obstructions and topography. per shortest route may have very steep gradients and hence not suitable for vehicle operation. similarly, there may be construction and maintenance problems along a route, which may state wise be short and easy. Roads are often deviated from the shortest route in order to cater for intermediate places of importance of obligatory points. A road which is economical in the initial construction cost need not necessarily be the most

evaluation in maintenance or in vehicle operation cost. It may also happen that shortest and ended to be costlicated of the different alternatives from construction view point. Thus it may be seen that an alignment can seldom fulfill all the requirements simultaneously hence, a judicial choice is made considering all the factors the various factors controlling the alignment of the roadway are:

- Obligatory points
- Traffic
- Geometric design
- Economics
- Other constructions

In hilly areas, additional care has to be taken for setting up the alignment and the factors governing

- Stability
- Drainage
- · Geometric standards of hill roads
- Resisting length

STEPS INVOLVED IN A NEW PROJECT REPORT

- Map Study
- Reconnaissance Survey
- Preliminary Survey
- Location of Final Alignment
- Detailed Survey
- Materials Survey

Design

| | EPARTMENT OF CIVIL ENGINEERING | |
|----|--|--|
| | Earth Work RVCE, BENGALURU | |
| • | The following points may be kept in min | |
| 1- | Cutting and embankment must be balanced. | |
| 2. | Curves of larger radius should be used in no case; the radius of | |
| 3. | A flat gradient us fair as possible should be used, only when unavoidet to | |
| 4. | Super elevation has to be given for all the curves. | |
| 5. | Transition curves should be provided between curve and a station | |
| 6. | Vertical curve should be provided whenever the gradient change. | |

The alignment should be most economical with minimum drainage crossing, so it should follow the ridge.

Table 06: GRADIENTS FOR ROADS IN DIFFERENT TERRAINS

| Terrain | Puli | | |
|---|----------|----------|-------------|
| | Kuling | Limiting | Exceptional |
| Plain or Rolling | Gradient | Gradient | gradient |
| Mountainous & steep terrain with elevation more | 1/30 | 1/20 | 1/15 |
| than 3000m above MSL | 1720 | 1/16.7 | 1/14.3 |
| Step terrain up to 3000m Height above MSL | 1/16 7 | | |
| | 1/10./ | 1/14.3 | 1/12.5 |

Table 07: WIDTH OF ROADWAY FOR VARIOUS CLASSES OF ROADS

| SI | Road classification | Roadways width in meters | | | |
|-----|--------------------------|--------------------------|---------------------|--|--|
| No. | Road classification | Plain & Rolling | Mountainous & Steep | | |
| | National & State II'-1 | Terrain | terrain | | |
| 1 | National & State Highway | | | | |
| | a) Single lane | 12.00 | 6.25 | | |
| | b) Two lane | 12.00 | 8.60 | | |
| 2 | Major District Roads | | | | |
| | a) Single lane | 9.00 | 4.75 | | |
| | b) Two lanes | 9.00 | | | |
| 3 | Other District Roads | | | | |
| | a) Single lane | 7.50 | 4.75 | | |
| | b) Two lanes | 9.00 | | | |
| | c) Village Roads | 7.50 | 4.00 | | |

| cable 08 | : DESI | GN SP | EEDS | | ing | | | | 1 | | | | |
|-----------|--------|---------------|---------------|----------|-------|----------|-------|--------|---------|-------|-------|--------|----|
| 180. | | P | Plain | | | | | | | RVCE, | BENG | ALUDI | |
| tion | | | Е | | R | olling | | Mou | | | | LUKU | |
| assifice | Suling | | <i>finimu</i> | | ing | unu | | | ntain | | Stee | 2p | |
| NH&SH | 1 | 00 | ~ 80 | | Rul | Minin | ulino | 0 | nimum | 33 | | umu | |
| MDR | | 80 | 65 | | 65 | 65 | 2 | 50 | ME | Ruffi | | Vlînin | |
| ODR | | 65 | 50 | | 50 | 50 | | 40 | 40 | 4 | σ | 30 | |
| VR | | 50 | 40 | | 40 | 40 | | 30 | 25 | 3 | 0 | 20 | |
| LID 09: | MININ | MUM F | | | | 55 | | 25 | 20 | 2 | 5 | 20 | |
| Table 07. | T | | | JF RO | ADS | | | | | | | 20 | |
| ad | | | | | | Moun | tain | | | | | | |
| of Ro | PI | Plain Rolling | | Area Not | | Steep | | | | | | | |
| tion o | | | | | affec | ted by | Sn | OW | Area | Not | Snor | LANE | DY |
| ificat | | | | | sn | 0W | boun | d area | affecte | ed by | Va | ea | |
| Class | ing | solut | ng | olute | 00 | ite | | | 5110 | W | | | |
| C . | Rul | Abs | Ruli | Absc | Rulin | bsolu | ıling | solute | ing | olute | 50 | lute | |
| NH&SH | 360 | 230 | 230 | 155 | 80 | | RI | Ab | Rul | Abse | Rulir | Abso | |
| MDR | 230 | 155 | 155 | 90 | 50 | 30 | 60 | 60 | 50 | 30 | 60 | 33 | |
| ODR | 155 | 90 | 90 | 60 | 30 | 20 | 33 | 23 | 30 | 14 | 33 | 15 | |
| VR | 90 | 60 | 60 | 45 | 20 | 14 | 23 | 15 | 20 | 14 | 23 | 15 | |
| 9 DESIG | NOF | ROAD | WAY | ELEN | IENTS | | | | 20 | 14 | 23 | 15 | |

9.1.DESIGN OF HORIZONTAL CURVE

Designing of horizontal curve at 180m, 700m, 1020m:

$$e+f=\frac{V^2}{127R};$$

where

e is the maximum super elevation that can be provided which is taken as 0.07,

fis the maximum value of lateral friction which is equal to 0.15,

v is the design speed taken as 40 kmph for other village roads,

R is the minimum radius of curve to be provided.

 $0.07+0.15=\frac{40^3}{127R}$

R=57.26m

For the horizontal curve encountered provide 58m radius.

| Average annual daily traffic = $AADT = 134 + 100$ | 1.2+1+134+102 | RVCE, BENGALURU |
|---|--|--|
| $\frac{12}{12}$ | 303 21 | 5 vehicles |
| Initial traffic volume in terms of no of | | |
| commercial vehicles per day | Rolling / plain | Lilly tores! |
| 0-150 | terrain | inty terrain |
| 150-1500 | 1.5 | 0.5 |
| 150 than 1500 | 3.5 | 1.5 |
| mole VDF values (IRC: 37-2001) | 4.5 | 2.5 |
| $CSA = cumulative equivalent standard axles = CSA = 117 X 365 \left\{\frac{(1+0.69)^{10}-1}{0.69}\right\} X 1 = 117005$ | $N \ge 365 \left\{ \frac{(1+r)^n}{r} \right\}$ | $\left\{\frac{1}{2}\right\} \times L$ |
| $N = total number of CV \times VDF = 78 \times 1.5 = 1$ | 20.07–11.7msa 17 | |
| r = annual growth rate = 7.5 % (assumed as pe | r SP 72) | |
| L = lane distribution factor = 1 for single lane | -, | |
| Therefore, $CSA = (117 \times 365) (14.14) \times 1 = 85$ | 546982.3=8.55msa | 1 |
| As per IRC guidelines, we get | | 1.13 |
| Total pavement thickness-581mm thick | | Stall and and a stall and a stall a st |
| BC = 36 mm | | C. |
| DBM = 60 mm | | v |
| Granular base = 250 mm | | |
| Granular sub base = 235 mm | 1 | tab that was surveyed. |
| The following pavement distresses were obs | erved on the stre | ach that was surveyed. |

| Distress | Nos. | Quantity |
|------------------|------|----------------------|
| Pothole | 35 | 190m ² |
| Putting | 6 | 50mm |
| Kutting | 28 | 350.50m ² |
| Ravelling | 15 | 75.2m ² |
| Patching | 5 | 6mm |
| Fatigue cracking | 5 | distresses. S |

Suitable measures should be undertaken to eliminate these distresses. Some of the measures are: excavaling the distressed area and repaving it; laying a fresh wearing course or a patch thick which to fill the distress; ensuring adequate drainage so as to avoid stagnation of water on the

DEPARTED ENVIRONMENTAL ENGINEERING PROJECT FOR MELUKOTE

- Water Supply project: a) New source project
 - (b) Augmentation scheme.

 - c) Water treatment system
 - d) Pumping system
 - e) Distribution system.
- 2. Sewerage project:
 - a) Sewerage system
 - b) Sewage Treatment facility.

10. WATER SUPPLY PROJECT FOR MELUKOTE.

Data:

- a) Geological
- b) Hydrological
- c) Sanitary conditions
- d) Topography showing elevations of various points, density of population in various zones. This map helps in positioning intake works, treatment plant and type of system to be adopted for conveyance and distribution of water.
- e) Legal data of lands
- f) Public opinion.

Water supply

Population Forecast : 1

| 1. 1 0p= | D lation in no | increment | % increase |
|-------------------|-------------------|-----------|------------|
| | Population in no. | | |
| | 3156 | - | - |
| P ₁₉₉₁ | | 70 | 2.5% |
| D | 3235 | 19 | |
| F ₂₀₀₁ | 2215 | 80 | 2.4% |
| Pault | 3315 | | |

Increment (i)= $(0.025 \times 0.024)^{1/2}$

= 0.0244

Population forecast for 2031,

 $P_{2031} = ?$

$$\mathbf{F} = \mathbf{P} (\mathbf{1} + \mathbf{i})^{n} \mathbf{P}_{2031}$$
$$\mathbf{P}_{2031} = 3315(1 + 0.0244)^{2}$$

RVCE, BENGALURU

PEPARTMENT OF CIVIL ENGINEERING Sedimentation tank:

(2) (if should be designed for twice the avg. daily demand) (if should = 2 X 472500 = 945000 **(**2**)** $(^{\mu} = 2 X 472500 = 945000 I/day$ water demand = 2 X 472500 = 945000 I/day $= 0.011 \text{ m}^{3}/\text{sec}$

Equating horizontal and vertical time of flowing particles. Equating to design consideration, the velocity of flow ranges from 15cm/min to 90cm/min According V = 15 cm/min Assuming V= 15 cm/min

$$= 0.15/60 = 2.5 \times 10^{-3} \,\mathrm{m/s}$$

$$A = \frac{Q}{V} = \frac{0.011}{2.5 \cdot 10^{-3}} = 4.40 \text{m}^2$$

Providing 3 tanks (one tank as stand by)

Assuming D=2B

$$B = \sqrt{\left(\frac{7.5}{2}\right)} = 1.936 \approx 2m, D = 4m$$

c/s area of tank = $2m \times 4m$

Assuming detention period as 5 hours (as the range is 4 to 8 hours)

Volume = $0.01875 \times 5 \times 3600 = 337.5 \text{m}^3$

Length L =
$$\frac{337.5}{2 \times 4 \times 3} = 15 \text{m}$$

(3) Slow Sand Filter:

Water tight shallow tank of 2.5m depth

Sand-90cm

Gravel-60cm (4 layers of 15cm)

Rate of filtration= 2250-3400 L/m²/day

Assuming rate of filtration = $3000 \text{ L/m}^2/\text{day}$ (as the range is 100 to 200 l/hr/m²)

P = 3500

Maximum demand = 2 X 472500 = 945000 l/day

 $= 0.011 \text{ m}^{3/\text{sec}}$

Area of filter required =
$$\frac{Q_{design}}{ROF}$$

= $\frac{0.011 \times 1000 \times 24 \times 3600}{3000}$
= 316.8 m²
Lets provide 3 filter unit = 105.6 m²
Assume L=2B
2B²=105.6
B = 7.25 m
L = 14.5 m

H = 3 m (as range is 2.5 to 3.5 m)

pepartment of civil engineering **RVCE, BENGALURU** Free board = 0.3 mFilter head = 0.9 m Sand layer of effective size 0.3 mm = 0.9 m (range of sand layer should be 90 to 110 cm depth placed over a gravel support & 0.2 mm $_2D10 \text{ of sand} < 0.4 \text{mm})$ Gravel layer of 0.6 m thick which contains 3 layers of 0.2 m each, top layer has got a gravel size of 4mm, middle layer is of 20mm & bottom layer of 50mm, gap of under drainage is equal to 0.3 m. equal providing size of one unit as (7.25 x 14.5)m, then provide 3 such units of slow sand

filter.

(4) Disinfection:

P= 3500

 $Q=0.011 \text{ m}^{3/s} = 945000 \text{ L/day}$

Assuming bleaching powder containing 30% of active chlorine & chlorine

dosage as 0.3ppm or 0.3mg/l.

Quantity of chlorine required = $\frac{0.3 \times 945000}{10^6}$

= 0.2835 kg/day

Quantity of bleaching powder required,

$$=\frac{0.2835 \times 100}{30} = 0.945 \text{ kg/day}$$

Quantity of bleaching powder required per year

= 0.945 x 365 = 344.925 kg/year

 $Q_{design} = 0.01875 \text{m}^{3/\text{s}}$ $Q_{avg} = 6.25 \times 10^{-3} m^{3}/s$ Capacity of tank = $(1/3) \times 6.25 \times 10^{-3} = 2.07 \times 10^{-3} \text{m}^{3/\text{s}}$ =178848 l/day

Assuming 200000 liters volume tank. =200m³volume

Providing circular tank

$$\frac{\pi d^2}{4} \ge D = 200$$

 $d^2 \ge D = 254.64$

VALUET

d=8m

pt

4. Economical Diameter of Pipe

 $\frac{A}{P} = \frac{\pi d^2}{4\pi d}$ $R = \frac{d}{4}$

Take S = 1 in 7

Manning's Formula

$$V = \frac{1}{n} R^{\frac{2}{3}} S^{\frac{1}{2}}$$

Assuming concrete pipe n = 0.011

$$V = \frac{1}{0.011} \left(\frac{d}{4}\right)^{\frac{2}{3}} \left(\frac{1}{7}\right)^{\frac{1}{2}}$$

$$V = 12.025 \text{ d}^{\frac{2}{3}}$$

$$Q = V \times A = 12.025 \text{ d}^{\frac{2}{3}} \times \frac{\pi \text{d}^2}{4} = 9.445 \text{ d}^{\frac{\pi}{3}}$$

$$d = \left(\frac{0.152}{9.445}\right)^{\frac{3}{8}}$$

$$d = 0.213 \text{ m}$$

Provide d=21 cm as economical diameter of pipe.

5. Pump with valves:

Brake horse power BHP,

$$BHP = \frac{wQH}{75\eta_c}$$

w = 1000kg/m³
Q = discharge

 η_c = efficiency of pump x efficiency of motor

H: head

H = Highest level - Lowest level

= 1036.106- 951.520 = 84.586m

$$V = \frac{Q}{A} = \frac{0.011 + 4}{\pi \times 0.21^2} = 0.318 \text{m/sec}$$

Loss due to friction,
$$H_f = \frac{4 f \ln^2}{2g d} = \frac{4 - 0.05 + 750 - 0.318^2}{2 - 9.31 - 0.21}$$

$$H_f = 0.736 \text{ m}$$

Height of overhead tank = 8m
$$Height = 84.586 + 0.736 + 8 = 93.322 \text{m}$$

RVCE, BENGALURU

12= (20 0)1

 $\frac{pEPARTRUE}{Assume D} = 4m$

d=8m

4. Economical Diameter of Pipe

 $\frac{A}{P} = \frac{\pi d^2}{4\pi d}$

$$R = \frac{d}{4}$$

Take S = 1 in 7

Manning's Formula

$$V = \frac{1}{n} R^{\frac{2}{3}} S^{\frac{1}{2}}$$

Assuming concrete pipe n = 0.011

$$V = \frac{1}{0.011} \left(\frac{d}{4}\right)^{\frac{2}{3}} \left(\frac{1}{7}\right)^{\frac{1}{2}}$$

$$V = 12.025 \text{ d}^{\frac{2}{3}}$$

$$Q = V \times A = 12.025 \text{ d}^{\frac{2}{3}} \times \frac{\pi \text{d}^2}{4} = 9.445 \text{ d}^{\frac{8}{3}}$$

$$d = \left(\frac{0.152}{9.445}\right)^{\frac{3}{8}}$$

$$d = 0.213 \text{ m}$$

Provide d=21 cm as economical diameter of pipe.

5. Pump with valves:

Brake horse power BHP, BHP = $\frac{wQH}{75\eta_c}$ W = 1000kg/m³ Q = discharge η_c = efficiency of pump x efficiency of motor H: head H = Highest level – Lowest level = 1036.106–951.520 = 84.586m $V = \frac{Q}{A} = \frac{0.011*4}{\pi \times 0.21^2} = 0.318$ m/sec Loss due to friction, $H_f = \frac{4ftv^2}{2gd} = \frac{4*0.01*750*0.318^2}{2*9.81*0.21}$ $H_f = 0.736$ m Height of overhead tank = 8m H = 84.586 + 0.736 + 8 = 93.322m



Dage 130

PETARTMEN SERING $p_{x_{1}}^{\text{pr},\text{ART}}$ of sewage to be treated for day- $3500 \times 115 = 402500 = 402.5 \times 300/1000 = 120.75 \text{ km}^{3}$ Q^{μ} Q^{μ RVCE, BENGALURU μ^{OD} compare loading in the pond as 300kg/hectare/day $\lambda^{solution}$ area required = $\frac{120.75}{300}$ hectare $(0.4025 \times 10^4)m^2 = 4025m^2$ $^{(0.401)}_{A^{ssuming}}$ the length of the tank (L) or twice its width (B) $L^{x}B = 4025$ Assuming L = 2B $\beta^2 = 4025/2 = 2012.5$ _{8=44.86}m Say 50m $V^{2B} = 2x50 = 100m$ $1^{\pm 2B}$ let the effective depth of the tank be 1m with total depth of 2m including free board Then, let the effective depth of 100x50x1) = 5000m³ $Capacity provided = (100x50x1) = 5000m^3$ Capacity = Sewage flow per day x Detention time in days Now, capacity = Sewage flow per day x Detention time in days

Therefore Detention time in days = $\frac{Capacity}{sewage flow per day} = \frac{5000}{402.5} = 12.42$ say 13 days

Adopt an Oxidation pond of dimensions 100m x 50m x 2m and a detention period of 13 days

12. ABBREVIATIONS:

| - D M | : | Permanent Bench Mark |
|--------------|---|----------------------|
| P.B.M | : | Temporary Bench Mark |
| T'R'W | | Reduced Level |
| R.L | • | Plane of Collimation |
| P.C | • | Back sight |
| B.S | • | Intermediate Sight |
| l.S | : | Eare sight |
| F.S | : | Fore sign |
| ſ.B.L | : | Tank build level |
| M.W.L | : | Maximum water level |
| T.L | : | Full Tank Level |
| S.L | : | Full Supply Level |

Report On

"EXTENSIVE SURVEY PROJECT"

At

Melukote

Mandya District, Karnataka

Submitted in partial fulfillment of academic requirement in respect of Project Work



2019-2020

Under the guidance of

Faculty of Civil Engineering Department

R.V. College of Engineering

Project Associates: BATCH II

NABEEL MAHMOOD SAIT (1RV15CV050)

SHREENIDHI NAYAK (1RV15CV095)

SACHIN (1RV16CV080)

YUVARAJ N T (1RV16CV123)

ARUNKUMAR S (1RV16CV016)

GADDAM KAMAL S REDDY (1RV16CV037) VINAYAK M (1RV17CV428)

KAVYA L N (1RV17CV410)

RASHTREEYA VIDYALAYA COLLEGE OF ENGINEERING

(An Autonomous Institution under V.T.U., Belagavi)

R. V. Vidyaniketan Post, Mysore Road, Bengaluru - 560059



DEPARTMENT OF CIVIL ENGINEERING

CERTIFICATE

Certified that the project work entitled "Extensive Survey Project-16CV74" is a bonafide work, carried out VINAYAK M (1RV17CV428) of seventh semester in civil engineering during the year 2019-2020. It is certified that all corrections/suggestions indicated for internal assessment have been incorporated in the report. The project has been certified as it satisfies the academic requirement in respect of project work.

Guides:

Dr. T Raghavendra Lawth We Asst. Prof. Ram Tilak

Dr. M S Nagakumar

CampiOfficers: Asst. Prof. B. G. Anand Kunfar Asst. Prof. Venugonal G

Head of the B Dr. Radhakrishna

VALUED

s: DR. Ravendu R. Rom 30/11/15 **Examiners:** 1.

2. pra. Aler KEzowly

ACKNOWLEDGEMENT

At this moment of successful completion of our extensive project work, we would like to place it on record our sincere gratitude for those who were a source of inspiration, encouragement and guidance.

We are highly indebted to Prof. B G Anand Kumar and Prof. Venugopal, Camp Officers and other Professors of Department of Civil Engineering, Rashtreeya Vidyalaya College of Engineering for their valuable guidance and constant encouragement throughout our project work.

We are also thankful to Mr. Sunil, Mr. Venkateshaiah, Mr. Shiv. Prakash B.G, Mr. Anil Kumar, Mr. Thimappa and other staff members who were in charge of our stores and equipment, for providing us good instruments.

We would like to extend our sincere thanks to Dr. K.N Subramanya, Principal, R.V. College of Engineering and Prof. Dr. Radhakrishna, H.O.D of Civil Engineering Department, R.V. college of Engineering for permitting us to take up this project work.

ABSTRACT

The present project is an effort to analyze the existing ground profile and geometric elements of the terrain and to plan, analyze and propose irrigation, highway, integrated environmental engineering projects using GIS and remote sensing at Melukote.

Melukote is a famous pilgrimage place located in Pandavapura taluk of Mandya district and is situated amidst extensive tracts of agricultural lands. This seemed to be a good terrain for analyzing and proposing the plan of New Tank which may help to improve the living conditions.

Providing a New Tank would result in many tangible benefits. This would help the people of Melukote with unhindered supply of water in future years. Providing a new and better alignment would also result in many benefits. The present and future requirements of water can be handled by careful alignment of canal thus serving many irrigation fields in and around Melukote. Providing a proper road alignment will help the people for better connectivity and the ris of accidents can be reduced. By providing proper water supply and sanitar system, the well being of the people can be improved.

CONTENTS

| SL. | Торіс | Page No. |
|-----|----------------------------------|-------------|
| No | | 110. |
| 1. | Introduction | 1 |
| 2 | Study Of Toposheet | 2 |
| 3 | Irrigation | 3 |
| 4 | Introduction To New Tank Project | 6 |
| 5 | Water Spread Contours | 14 |
| 6 | Block Leveling At Waste Weir | 15 |
| 7 | Channel Alignment | 16 |
| , | | 24 |
| 8 | Highway Alignment | |
| 0 | Design Of Highway Elements | 29 |
| 9 | | 37 |
| 10 | Water Supply Design | 42 |
| 11 | Sewerage Project | 72 |

1. INTRODUCTION

This extensive survey project is conducted to acquire practical knowledge and applications of theory, and overcome the difficulties that could arise in field during surveying. We also learn the use of different survey instruments and to develop team spirit at work. It also helps develop confidence in handling of survey project. We conducted survey for a new tank project, Highway project, water supply scheme and sewerage project. This survey was conducted at Melukote, located in Mandya

1.1 OBJECTS OF EXTENSIVE SURVEY CAMP

In order to acquire sound knowledge of both theory and practical necessities and also better appreciate the difficulties that could arise during surveying.

The object of this survey project is as follows:

- 1. To impart training in the use of survey instruments and to acquire a comprehensive idea of the project.
- 2. To train the students under difficult and realistic conditions of surveying work.
- 3. To develop team spirit in the multi-faceted project work.
- 4. To instill confidence in the management of survey projects.

1.2 TECHNICAL ASPECTS OF A PROJECT

The design and construction of any project such as dam, road alignment, water supply system, etc. requires a thorough investigation of the site as regards to its stability and feasibility. The preliminary investigation starts from the reconnaissance work, study of topo sheets, proposal of alternate sites etc.

The second stage work of investigation includes the survey work at the site in order to collect the data necessary for the design of project elements, preparation of drawings, estimates etc. The office work is confined to the designs, drawings and estimates of the project.

1.3 HISTORICAL BACKGROUND OF THE PLACE

Melukote in Pandavapurataluk of Mandya district, Karnataka, in southern India, is one of the sacred places in Karnataka. The place is also known as Thirunarayanapuram. It is built on rocky hills, known as Yadugiri, Yaadavagiri and Yadushailadeepa, overlooking the Cauvery valley. Melukote is about 51 km (32 miles) from Mysuru and 133 km (83 mi) from Bengaluru.

Melukote is the location of the Cheluvanarayana Swamy Temple, with a collection of crowns and jewels which are brought to the temple for the annual celebration. On the top of the hill is the temple of Yoganarasimha. Many more shrines and ponds are located in the town. Melukote is home to the Academy of Sanskrit Research, which has collected thousands of manuscripts.

Yield from catchment = $\frac{6.31 \times 10^6 \times 78}{100}$ cum/year

= 0.4964 x 10⁶ cum/year

3. INTRODUCTION FOR IRRIGATION

Irrigation may be defined as the process of artificially supplying water to soil for raising crops. India is basically an agricultural country and its economy depends to a great extent on the agricultural output. Water is evidently the most vital element in agriculture. Water is normally supplied to the plants by nature through rains.

However, total rainfall in a particular area may either be insufficient or ill timed. In order to get the maximum yield, it is essential to supply the optimum quantity of water and to maintain correct timing of watering. This is possible only through a systematic irrigation system which includes collecting water during the times of excess rainfall and releasing it to the crop as and when required.

The need for irrigation can be summarized in the following four points:

a) Less rainfall:

When the total rainfall is less than that needed for the crop, artificial supply of water is necessary. In such a case, irrigation system could be developed at the place where more water is available and then, the water can be conveyed to the area where there is deficiency.

b) Non-uniform rainfall:

The rainfall in a particular area may not be uniform throughout the crop period. During the

early periods of the crop, there might be rain, but no water may be available at the end, with the result, that either the yield may become less, or the crop may wither. But the accumulated or stored water during the excess rainfall period may be supplied to the crop during the period when there is less or no rainfall, but there is a need for watering.

c) Commercial crop with additional water-requirement:

The rainfall in a particular area may be just sufficient to raise the usual crops, but more water may be needed for raising commercial or cash crops, in addition to increasing the annual output by adopting multiple cropping patterns distributed throughout the year.

d) Controlled water supply:

By constructing a proper distribution system, the yield of crop may be increased. Application of water to the soil by modern methods of irrigation serves the following purpose:

It adds water to the soil to supply moisture essential for the plant growth.

 $V = 1 \times (B \times 60 \times 60 \times 24) \text{ m}^3$

= 86,400 B (cubic meter)

By definition of duty (D), one cubic meter supplied for B days irrigates D hectares of land.

Therefore, this quantity of water (V) irrigates D hectares of land or D x 10⁴ square meters of area.

Total depth of water applied on this land = $\frac{\text{Volume}}{\text{Area}}$

$$=\frac{86400\times B}{10000\times D}$$

$$=\frac{8.64B}{D}$$
 meters

By definition, this total depth of water is called delta (D).

Therefore

$$D = \frac{8.64B}{D} meters \qquad Or \qquad D = \frac{864B}{D} cm$$

Where, D is in cm or m, B in days, and D is duty in hectares/cumec.

Cultivable command area:

The gross commanded area also contains unfertile barren land, alkaline soil, local ponds, villages and other areas of habitation. These areas are known as uncultivable areas. The remaining area on which crops can be grown satisfactorily is known as cultivable commanded area. The cultivable command area can be further classified as cultivable cultivated area and cultivable uncultivated area.

Gross commend area:

An area is usually divided into a number of watersheds and drainage valleys. The canal usually runs on the watershed and water can flow from it, on both sides, due to gravitational action only up-to drainage boundaries. Thus, in a particular area lying under the canal system, the irrigation can be done only up-to the drainage boundaries, which can be commanded or irrigated by a canal system.

Consumptive use:

Consumptive use of water by a crop is the depth of water consumed by evaporation & transpiration during the crop growth, including water consumed by the accompanying weed growth.

EXTENSIVE SURVEY CAMP 2019-20

Keeping the above points in view, a thorough study was done, based on which the final choice of the site was made.

4.3 FACTORS CONSIDERED FOR SELECTION OF SITE FOR EARTHEN DAM

The following topographical and geological features affect the selection of site for earthen dam.

- 1. The water storage should be largest for the minimum possible height and length; the site should be located in a narrow valley.
- 2. Good impervious strata [foundation] should be available at moderate depth.
- 3. Satisfactory and suitable basin should be available.
- 4. Material for construction should be available locally.
- 5. There should be suitable site available for waste weir location.
- 6. Value of the property and land likely to be submerged by the proposed dam should be sufficiently low in comparison with the benefit expected out of the project.
- 7. Dam should be accessible in all seasons.
- 8. Overall cost of construction and maintenance is to be taken into consideration.

After the selection of site, the final and precise investigation is carried out. In the present survey work it was assumed that a choice of site was made and the type of dam to be earthen dam-with this assumption the detailed survey was carried out, which included

- Longitudinal and cross-sections along the proposed center line of the bund. Α.
- Block levelling at the waste weir site. Β.
- Capacity contours. C.
- Channel alignment. D.



4.4 FLY LEVELLING

It is one method to determine the Reduced Level (RL) of a required point. This levelling work is carried from the nearby Permanent Bench Mark (PBM), for example from a railway station or other permanent structure. In this project we established a Temporary Bench Mark (T.B.M.) near the bund.

The field work is carried out as follows:

- 1. Set the levels near the PBM and carry out temporary adjustment.
- 2. Keep staff on PBM and take readings and enter it as Back Sight (BS) in the field book.
- 3. Take intermediate points towards the direction of required point till it is reached.

ENTENSIVE SURVEY CAMP 2019-20 FREE BOARD

7

Free board of an earth dam is the height provided above Maximum Water Level (MWL)/Full Reservoir Level (FRL) upto the Top Bund Level (TBL) in order to prevent over topping of water due Reservoir.

to wave action. ⁶^w free board" is defined as vertical distance between max reservoir level and top of dam. "Minimum of the vertical distance between full reservoir level and top of dam is called "Normal free board".

The Minimum height of free board for wave action is $1.5h_w$ where $h_w = max$. height of wave.

The wave height $(\mathbf{h}_{\mathbf{w}})$ in metre can be calculated according to

1. Molitor's Formula

 $h_w = 0.032 \text{ x} \sqrt{(\text{V} \times \text{F})} + 0.763 - 0.271 \text{ x} \sqrt{\text{F}}$ m

Where F is fetch in km and F < 32 Kms

Fetch is defined as the longest unobstructed distance for wind to blow from one edge of reservoir up to the dam on u/s side of the dam. (Fetch can be measured from capacity contour sheet); V is wind velocity in km/hr.

(The max wind velocity in the area is 60 kmph according to meteorological data)

Now,

 $h_w = 0.032 \text{ x} \sqrt{(V \times F)} + 0.763 - 0.271 \text{ x} \sqrt{F}$

We have,

F = 1.310 km

V = 60 kmph

 $h_w = 0.757m$

 $(h_w)_{max} = 1.5 \ge 0.757$

Actual free board = $1.5 h_w$ +additional safety provision = 1.5 + 0.5 = 2m

4.6 CLASSIFICATION OF EARTHEN DAMS

¹. Homogenous earth dam: A purely homogeneous earth dam is composed of single kind of material (Exclusive of the slope protection). Fig. 1 shows a typical cross-section of a purely homogeneous.



IMPERVIOUS

Fig. 3: Cross-section of Diaphragm embankment type earth dam

 Table 1: RECOMMENDED SLOPES FOR SMALL HOMOGENEOUS EARTHFILL DAMS ON

 STABLE FOUNDATION

| Case | Туре | Purpose | Soil | Upstream slope | Downstream |
|------|-----------------|-------------------------|----------------|----------------|--------------|
| | | | Classification | | slope |
| | | | a) GW GP SW SP | Previous | Not suitable |
| 1) | Homogeneous | Detention or Storage | b) GC GM SC | 2.5:1 | 2:1 |
| | or Modified | e. e.e.e.g. | c) SM | 3:1 | 2.5:1 |
| | Homogeneous | | d) CL ML | | 2 5.1 |
| | | | СН МН | 3.5:1 | 2.5.1 |
| | | | a) GW GP SW SP | Previous | Not suitable |
| 2) | Modified | Storage | b) GC GM SC | 3:1 | 2:1 |
| 1. | Homogeneou s | | c) SM | 3.5:1 | 2.5:1 |
| | | | d) CL ML | | 2.5.1 |
| | | | СН МН | 4:1 | 2.5:1 |

VALUED

ETENSIVE SURVEY CAMP 2019-20

11 1 2 4

$$W = \frac{K^2 \gamma S \mu^3 h^3}{(\mu \cos\beta - \sin\beta)^3 (S-1)^3}$$

where W = Minimum weight of Rock to be placed on rip rap in kN. K = A coefficient = 0.02

v = Specific weight of water = 9.81 kN/m³

S = Specific gravity of rip rap material (2.20 to 2.45)

S = Optimize the second seco

- h = effective wave height in meters, calculated using Sverdup Munk formula <math>h = effective wave height in meters, calculated using Sverdup Munk formula
- $h = 0.0045 \text{ x F}^{-0.423} \text{ xU}^{1.154}$

h = 6.00 in km, U = wind velocity in kilometer per hour

 $\beta = Angle of U/S slope with the horizontal.$

Rap is placed in layers. The innermost layer is the "cushion" which acts as filter to prevent Rip Rap is plate soil in the shell zone. It also prevents sinking of the coarse rock into the softened surface of the shell.

Table 3: DIMENSION OF RIPRAP AS A FUNCTION OF WAVE HEIGHT

| Max. Wave height | Minimum rip rap Thickness | Min thickness of cushion | |
|---------------------|------------------------------|--------------------------|-----------|
| | | Fine | Thickness |
| 0 to 1.5 | 300mm | 150mm | 150mm |
| 1.5 to 3.0 | 150mm | 150mm | 150mm |
| > 3.0m | 600mm | 150mm | 150mm |

For height of bund above tail water level

=937-925.5

=11.5m

Height of toe drain =.05x11.5=.575m assume to be 0.6m

Cut Off wall

When river bed is having thick stratum of sand, an impermeable structure is constructed within the stratum to reduce seepage through the foundation.

There are two types of cut off wall:

1) If the bottom of the cut off wall permeates into the impermeable layer then it is called positive cut off wall. This type has the advantage of reducing seepage loss, but the disadvantage of increasing neutral stress due to water, thus decreasing the factor of safety of slope-stability on U/S side.



Page | 13

VALUED

325

Of the above three methods the third method is most accurate but it is tedious. Any of the above methods may be adopted depending upon the degree of the accuracy required and the size of the project.

Calculation of the storage capacity of reservoir:

CONTRACT

Areas of successive contours are measured using planimeter or by constructing squares.

| CONTOUR | AREA ENCLOSED (Km ²) |
|---------|-----------------------------------|
| 024.75 | 0.0123 |
| 924.75 | 0.0825 |
| 930 | 0.2083 |
| 935 | 0.3619 |

If A1, A2, A3 ... An, are the areas of successive contours, H being the contour interval, then by prismoidal rule. The storage capacity can be calculated.

Using Prismoidal rule

$$V = \frac{H}{3} \left[(A_1 + An) + 4(A_2 + A_4 + A_6 + \dots) + 2(A_3 + A_5 + A_7 + \dots) \right] \text{ cubic meter.}$$

Where, A = in sq.km

$$V = \frac{5}{3} [(0.3619 + 0.0123) + 2(0.2083) + 4(0.0825)]$$

= 1.89 x 10⁶ m³

6. BLOCK LEVELS AT THE WASTE WEIR SITE

WASTE-WEIR

Similarly, as in case of all dam reservoir projects, tanks are provided with arrangements for spilling away the excess water that may enter in to the tank, to avoid over-topping of the tank bund. These escape arrangements may be in the form of a *surplus escape weir or waste weir*, provided in the body or at one end of the tank bund. The weir is a masonry weir with its top level equal to the *Full tank level* (F.T.P). When the tank is full up to its FTL and extra water comes in and discharges over the waste weir. The capacity of the weir is so designed that the water level in the tanks does not exceed the *maximum water level* (M.W.L). The top of the bund will be kept at a level so as to provide suitable freeboard this M.W.L.

A detailed survey at the waste weir site is necessary to design the body wall of waste weir, the approach and draft channel and other protective works and to arrive at the cost of their work. In choosing the site for waste weir the following points must be borne in mind:-

Classification based on financial output

- Classification canal: the canals which yield net revenue to the nation after full development of irrigation productive canal. productive called productive canal. 3)
- protective canal: protective canal is a short relief work for protecting a particular area from famine.

- According to size and capacities the canals are classified as:
- According to the main canal takes its supplies directly from the river through the head regulator or ⁽¹⁾ from reservoir. Its main function is to supply water to the branch event Main cannot the from the river through the he from reservoir. Its main function is to supply water to the branch canal and sometimes.

Branch canal: for supply water to large area, the main canal is bifurcated into two or three canals. Branch canal is bifurcated into two or three canals. Each one is called branch canal and particular area under its command. Usually the branch canal also Each one is command. Usually the branch canal a does not supply water directly to the field. In branch canal the discharge varies from 5 to 10 cumec.

pistributaries: it takes water from branch canal and distributes same to the field directly. Depending pistributes same to the field d upon the capacity distributaries may be classified as major and minor distributaries.

Major distributaries: carry 0.25 to 5 m³/s of discharge. These distributaries take their supplies Major under the branch canal and sometimes from the main canal. The distributaries feed either watercourses through outlets or minor distributaries.

waterconstruction Minor distributaries: are small canals which carry a discharge less than 0.25 m³/s and feed the water courses for irrigation.

d) Field channel or water courses: these are small channels maintained by the farmers. The water is supplied through outlet provided in the distributor. The length of the water course is limited to 3km.

5. Classification based on canal alignment: depending upon the topography, canals may be aligned

as

- a) Contour canal b) Water shed canals
- c) Side slope canal

a) Contour canal

A channel aligned nearly parallel to the contours of the country is called as a contour canal. The contour canal can irrigate only one side. As the ground level on other side is quite high, it intercepts drainage sometimes, hence it requires cross drainage works which is a costlier process.

b) Water shed canal or ridge canal

A ridge canal is aligned along water shed and runs for most of its length in a water shed. When a channel is on water shed, it can command areas on both sides and so large area can be brought under cultivation and also no drainage can intercept water shed and hence the necessity of constructing cross drainage work is avoided.

EXTENSIVE SOL EXTENSIVE It should be aligned centrally to the commanded area. This will reduces the length of the other canals and ensure better.

7.3 PARTS OF THE CANAL CROSS SECTION

side slopes: it should be stable. The side slopes depends on the type of the soil. So filling side slopes side side (H: V) 1:1 to 2:1 and in cutting 1:1 to 1.5:1 are generally adopted. Berm: the horizontal distance left at ground level between the top edge of cutting and of the bank.

a) to protect bank from erosion

a) to provide a space for widening the canal section in future if necessary. c) To protect the bank from sliding down towards the canal section

d The slit deposition on the berm makes an impervious lining.

Free board: is the gap or margin of height or vertical distance between fully supplied level and top of free board. Is the board of the board of the board provides the margin of safety against overlapping of the bank level due to sudden rise in the water surface of a channel on account of improper operations of gates at the head regulator, accidents in operations, wave actions, landslides and inflow during

It is provided for the following reasons:

- a) to keep a sufficient margin so that the canal water does not overlap the bank in case of heavy
- b) To keep the saturation gradient much below the top of the bank.

Service road: for proper maintainance and inspection of irrigation channels, service roads are provided on both sides of main canals and major branches. In the case of smaller branches and distributaries, a service road on only one side9usually, left bank) is provided. These are also called as inspection road. The width of the service roads for main canal varies from 4 to 6 m. The width of the road for the branch canal varies from 3 to 4 m.

Dowla: the raised portion of the bank is called dowla. It is provided by side of inspection road .they are provided as measure of safety for automobile to drive on the service road. The stop width is generally 0.5 m and the height above the road level is 0.5 m. the side slope is similar to the side slope of the bank.

Borrow pit: when the earth work excavated is not sufficient for earthwork in filling, then extra earth is borrowed or taken from the pits. These pits are dugged in the adjoining lands and are called borrow **Dits**

Spoil bank: these are the additional banks constructed with surplus excavated soil which is not required for construction of the bank.

Balancing depth: a canal section will be economical when the excavated earth becomes equal to the work in filling. It is possible only when the canal is partially cutting and filling. It also

EVTENSIVE SURVEY CAMP 2019-20 Advantages of canal lining: Advance The lining of canal prevents seepage losses and thus more area can be irrigated by the water so saved. The lining provides a smooth surface and hence the velocity of flow in the lineat area to saved. The lining provides a smooth surface and hence the velocity of flow in the linned canal increases. The lining provide minimizes the losses due to evaporation. The increased velocity minimizes the losses due to evaporation. The increased prevents or reduced the growth of wave ² The increased prevents or reduced the growth of weeds, ³ Uning of canal prevents water to come in contact with ³, L^{ining} of canar P. ⁴, L^{ining} of canar P. ⁵, Canal lining prevents water to come in contact with harmful salts during transit, ⁵, Canal logging of the surrounding area is reduced due to canal lining. C_{anal}^{anal} lining produces the surrounding area is reduced due to canal lining, W_{ater}^{ater} logging of the surrounding area is reduced due to canal lining, ^b, Water logging ^b, Water logging ^c, W 6. Since the velocity is reduced. 7. Since channel provides safety against breaches. Because of relatively asmooth surface of lining, a 8. A lined channel requires a flatter slope. This results in an increase in the command A lined channel requires a flatter slope. This results in an increase in the command area. lined the stable selection of the canal, pisadvantages of canal lining: l. Initial cost is more. $\frac{1}{2}$ it is very difficult to repair damaged lining. Littakes more time to complete the project.

15 CALCULATION OF GROUND LEVEL FOR STARTING CHANNEL ALIGNMENT

| choice level | : | 925.5.5m |
|----------------------------|---|--------------------------------------|
| Full supply depth of water | : | 0.55 m (According to Channel design) |
| Free board | : | 0.2 m (Assumed) |
| Ground level | : | 926.25m |

1.6 CALCULATION OF ACTUAL GROSS COMMAND AREA

The area enclosed between center line of bund, the mother valley and the final alignment is defined as gross command area. This area can be calculated by using Planimeter or by constructing squares method.

1.7 DESIGN OF CHANNEL SECTION

Determination of Irrigable area:

The yield of catchment has been found to be $0.49642 \ge 10^6$ cum

Assuming 10% for evaporation loss and 15 % of conveyance loss i.e., 25% as total loss in reservoir storage capacity.

 $V_{\text{olume of water available for irrigation is} = 0.75 \times 0.4964 \times 10^{6} \text{ cum}$ = 0.3723 × 10⁶ cum

Assuming average duty of 286 Hectares per million cum for mixed crop pattern.

EVTENSIVE SURVEY CAMP 2019-20

Table 5: PARTICULARS AND SALIENT FEATURES OF THE NTP

| | | the state of the s |
|----|--------------------------|--|
| | | Melukote, |
| | | Pandavapurataluk |
| 1. | Place of the project | Mandya district. |
| 2. | Distance from Bangalore | 133 km. |
| 3. | Nature of Project | New Tank Project |
| 4. | Type of Bund | Earthen Bund. |
| 5. | Bund • Length of Bund | 290.0m |
| | Deepest Streambed | 99.38m. |
| | • TBL | 937.000m. |
| | • MWL | 935.00m. |
| | • FTL | 934.000m. |
| | • Max height of Bund | 31.05m. |
| 6. | Length of Weir | 35m |
| 7. | Capacity contour | $1.89 \ge 10^6 \text{ cum}$ |
| 0 | Canal | |
| 0. | • Length of the Canal | 290.00 m |
| | | 0.400 m. |
| | • Bed width | 0.550 m. |
| | • F.S.D. | 0.200 m |
| | • Free Board | |

De

EVTENSIVE SURVEY CAMP 2019-20

EVIE FOR HIGHWAY PLANNING ^{NEED} FOR present era. plan. FOR a present era, planning is considered as a pre-requisite before attempting any development In the r This is particularly true for any engineering work, as planning is the basic need for highway development.

particularly planning is of great importance when funds available are limited in contrast to the particle particle particle in the second second particle in the seco ant require any the developing countries like India as funds have to be utilized in the best possible and addressed by the way. conomic way.

THE OBJECTIVES OF HIGHWAY PLANNING The Toplan a road network for efficient and safe traffic operation, but at a minimum cost.

- The cost of the construction, maintenance and renewal of pavement layers and the vehicle
- The costs must be given due considerations.
- To arrive at a road system and lengths of different categories of roads, which could provide To an utility and can be constructed within the available resources during the plan period under consideration.
- To fix up date wise priorities for development of each road link based on utility as the main criterion for phasing the road development program.

. To plan future requirements and improvements of road in view of anticipated developments.

. To work out financing system.

FACTORS CONTROLLING ALIGNMENT 11.



For an alignment to be shortest, it should be straight between the terminal stations. This is always not possible due to various practical difficulties such as intermediate obstructions and topography.

The shortest route may have very steep gradients and hence not suitable for vehicle operation. Similarly, there may be construction and maintenance problems along a route, which may otherwise be short and easy. Roads are often deviated from the shortest route in order to cater for intermediate places of importance of obligatory points.

A road which is economical in the initial construction cost need not necessarily be the most economical in maintenance or in vehicle operation cost. It may also happen that shortest and easiest route for vehicle operation may work out to be costliest of the different alternatives from construction Thus it may be seen that an alignment can seldom fulfill all the requirements view point. simultaneously hence, a judicial choice is made considering all the factors

The various factors controlling the alignment of the highway are:



, Pavement Construction

, Detailed Survey

Materials Survey

Design

Earth Work

12.1 MAP STUDY



- 12. STEPS INVOLVED IN A NEW PROJECT REPORT

.

1

1

Resisting length Resisting length of a road may be calculated form the total work to be done to move the loads

The resisting the horizontal length, the actual difference in level between the two stations and along the fineffective rise and fall in excess of floating gravitant

along me along mo the sum of ineffective rise and fall in excess of floating gradient.

Geometric sets of geometric standards are followed in hill roads with reference to gradient, curves and pifferent sets consequentially influence the sight distance, radius of curves and they consequentially influence the sight distance, radius of curves and they consequentially influence the sight distance, radius of curves and they consequent the sight distance and they consequent the sight distance are specific to the specific pifferent set. pifferent set. speed, they consequentially influence the sight distance, radius of curve and other related features.

EVTENSIVE SURVEY CAMP 2019-20 EX¹ Geometric standards of hill roads



ROAD WIDENING AT CURVE

At chianage 540m

$$W_{t} = \frac{(n X l^{2})}{2R} + \frac{V}{9.5\sqrt{R}}$$

n=1 which is the number of lanes

R is the radius of curve provided

Vis the design speed taken as 40 kmph for other village roads |= length of the wheel base of longest vechicle in m (normally 6 or 6.1m is taken)

Existing road width (a) horizontal curve = 3.75 mTherefore,

 $W_e = \frac{(1 X 6^2)}{2 X 58} + \frac{40}{9.5 \sqrt{58}}$

We = 0.86m

Required road width @horizontal curve = 5.5+0.86 = 6.36m





A.A.A

EVTENSIVE SURVEY CAMP 2019-20

Suitable measures should be undertaken to eliminate these distresses. Some of the measures are: Suitable measures and repaying it; laying a fresh wearing course or a patch thick enough escavating the distress; ensuring adequate drainage so as to avoid stagnation of water on the $e^{xc_{i}v_{a}ting}$ the distress; ensuring adequate drainage so as to avoid stagnation of water on the road. Sper MORTH specification:

| ASP Distress Pothole | Remedies GRT4000, A polymer solution can be used to repair potholes. |
|-------------------------|---|
| Rutting | Pavement with deeper ruts should be leveled and overlayed. |
| Raveling | Remove the raveled pavement and patch |
| Patching | Remove and replace the defective payement |
| Fatigue cracking | Remove the cracked pavement area then dig out and replace the area of poor subgrade and improve the drainage of that area if necessary. Patch over the repaired subgrade. |
| | |

14. SUGGESTIONS FOR IMPROVEMENT OF THE ROAD:

7

Clearing of drains and construction of the same for discharge of water.

The drains were filled with mud and weeds, it is necessary to clear the drains so that there won't be any blockage for the flow of water from starting point to 510m. Well constructed and maintained drainage will be provide clean and safe usage of roads from the chainage of 630m to 965m.

Providing of road humps on roads and rotary at intersection at chainage of 865m. P

Road humps aren't provided at the necessary points, such as corners or junctions. The area where the survey was done had buildings at the corner of junction, which can block the sight. Hence, road humps need to provided at the these areas for the safety of users.

The pedestrian crossing at any point was not given enough attention. P

Side walks had to provided for safety of pedestrians. The roads did not have side walks, hence definite spacing from the roads with enough clearance will be enough for pedestrians to walk. Marks with zebra crossing will help the users to cross the roads safely.

Requirement of sign boards, for safe usage of vehicles. Þ

Enough sign boards are not given at the points, at a distance of 540m there is sharp cut to left, so the sign board at that point can prevent disasters. There is school at the beginning of the chainage point, hence sign there is really important to slow down the vehicle.

15. INTEGRATED ENVIRONMENTAL ENGINEERING PROJECT FOR MELUKOTE

WATER SUPPLY PROJECT i.

- New source project a)
- Augmentation scheme b)
- Water treatment system c)
- Pumping system d)
- Distribution system. e)

ii. Sewerage project:

- Sewerage system a)
- Sewage Treatment facility. b)

15.1 WATER SUPPLY PROJECT FOR MELUKOTE.

DATA:

- a) Geological
- b) Hydrological
- c) Sanitary conditions
- d) Topography showing elevations of various points, density of population in various zones. This map helps in positioning intake works, treatment plant and type of system to be adopted for conveyance and distribution of water.
- e) Legal data of lands.
- f) Public opinion.

16. WATER SUPPLY

(1) Population Forecast:

 $P_{2011} = 3315$

Increment = 8%

Population forecast for 2031, P₂₀₃₁ =?

 $F = P(1+i)^{n}$

 $P_{2031} = P_{2011} (1+i)^n$

 $P_{2031} = 3500(1+0.08)^2$

= 3867 Nos. ≈3900 Nos.

Quantity of water required considering leakage and evaporation losses as 25%,

Q = (3900 x 135) x 1.25 = 0.658 MLD

DEPARTMENT OF CIVIL ENGINEERING, RVCE

Page | 37

Assuming N = 0.011; M = d/4; s = 1 in 80 (Assuming)

$$V = \frac{1}{0.011} \left(\frac{d}{4}\right)^{2/3} \left(\frac{1}{80}\right)^{1/2}$$
$$= 90.91 \text{ x} \left(\frac{d}{4}\right)^{2/3} \text{ x} \ 0.043$$
$$V = 4.04 \text{ d}^{2/3}$$

To find dia,

 $Q(0.0206 \text{m/s}) = \text{V x A} = 4.04 \text{d}^{2/3} \text{x} (3.14 \text{ x d}^2/4) = 3.171 \text{d}^{8/3}$

 $d = [0.0206/3.171]^{-3/8}$

d = 0.151 m

Provide d = 160mm as economical diameter of distribution pipe.

(4) Water treatment unit:

(i) Screenings:

Max. Depth = 1m Inclined at 45 degree Detention period = 0 (continuous flow) Velocity = 1m/sec

(ii) Sedimentation tank:

Design for Max. Daily demand

 $Q = 1.8 \times 0.658MLD = 1.2 MLD = 0.0138 \text{ m}^3/\text{s}$

Let Velocity of flow be 0.15/min (As the range is 0.15 to 0.9m/min)

Let Detention period be 4 hours, t = 240min. (as range is 4 to 8 hours)

Length of Detention tank required = $d \ge 0.15 \ge 240 = 36m$

Capacity of Sedimentation tank = $0.0138 \times 4 \times 60 \times 60 = 198.72 \text{ m}^3$

Area of tank = $V/L = 198.72/36 = 5.52m^2$

Let the dimension of tank be 36m x 2.35m x 3.15m

So, provide 3 sedimentation tank out of which is one for standby.

(iii) Slow Sand Filter:

P = 3900
EXTENSIVE SURVEY CAMP 2019-20

| Pumping rate/hr, | 43875ltrs. | |
|------------------|--------------|--|
| Water | 21937.5ltrs. | |
| requirement/hr | | |
| | | |

| Perio | Demand | Cumul | Dischar | Cumulat | MBT | Cumul | Exces | Exce |
|-------|----------|-------|---------|---------|-------|---------|-------|-------|
| d in | in Units | ative | ge from | ive | WIDT | cumur | EACUS | es of |
| hours | of | deman | Pump | Disabas | | Discha | S OI | suppl |
| | Average | d | i unip | Dischar | | Discha | Dema | suppr |
| | hourly | ŭ | | ge | | rge per | nd | У |
| | demand | | | | | hour | | |
| | demand | | | | | | | |
| 1 | 0.15 | 0.15 | - | 0 | 0.033 | 0.033 | | - |
| 2 | 0.15 | 0.30 | - | 0 | 0.033 | 0.066 | | - |
| 3 | 0.15 | 0.45 | - | 0 | 0.033 | 0.099 | | - |
| 4 | 0.20 | 0.65 | - | 0 | 0.044 | 0.143 | | - |
| 5 | 0.25 | 0.90 | - | 0 | 0.055 | 0.198 | | - |
| 6 | 0.40 | 1.30 | 0.638 | 0.438 | 0.088 | 0.286 | | |
| 7 | 0.80 | 2.10 | 0.438 | 0.876 | 0.176 | 0.462 | 0.152 | |
| 8 | 1.20 | 3.30 | 0.438 | 1.314 | 0.263 | 0.725 | 0.589 | |
| 9 | 1.80 | 5.10 | 0.438 | 1.758 | 0.395 | 1.120 | 0.632 | |
| 10 | 2.20 | 7.30 | 0.438 | 2.19 | 0.483 | 1.600 | 0.587 | |
| 11 | 2.20 | 9.50 | 0.438 | 2.63 | 0.483 | 2.086 | 0.544 | |
| 12 | 1.50 | 11.0 | - | 2.63 | 0.329 | 2.415 | 0.215 | |
| 13 | 1.00 | 12.0 | - | 2.63 | 0.219 | 2.630 | 0 | |
| 14 | 0.80 | 12.8 | - | 2.63 | 0 | 2.810 | | - |
| 15 | 0.60 | 13.4 | 0.438 | 3.1 | | 2.942 | 0.152 | |
| 16 | 1.10 | 14.5 | 0.438 | 3.54 | | 3.183 | 0.357 | |
| 17 | 1.50 | 16.0 | 0.438 | 3.88 | | 3.512 | 0.368 | |
| 18 | 1.80 | 17.8 | 0.438 | 4.32 | | 3.907 | 0.413 | |
| 19 | 1.80 | 19.6 | 0.438 | 4.76 | | 4.302 | 0.458 | |
| 20 | 1.60 | 21.2 | 0.438 | 5.19 | | 4.653 | 0.537 | |
| 21 | 1.40 | 22.6 | - | 5.19 | | 4.960 | 0.230 | |
| 22 | 0.80 | 23.4 | - | 5.19 | | 5.136 | 0.050 | |

DEPARTMENT OF CIVIL ENGINEERING, RVCE

0

EXTENSIVE SURVEY CAMP 2019-20

Manning's Formula:
$$V = \frac{1}{N} m^{2/3} i^{1/2}$$
 m = d/4

From water supply scheme, we know that,

Total avg. flow of water = $658 \text{ m}^3/\text{day}$

Assuming 85% of water supply is coming out as waste water,

Max sewage flow = 0.85×658

 $= 560 \text{ m}^3/\text{day}$

1. Outfall Sewers:

1

Maximum quantity of sewage that is flowing $= 2.7 \times 560 \text{ m}^3/\text{day} = 0.0175 \text{ m}^3/\text{s}$ Assuming velocity = 1 m/s (for full running conditions)

 $Q = A \times V$

 $0.0175 = A \times 1$

 $A = 0.0175 m^2$

Providing Circular sewer, so for the above area dia of sewer would be 0.15m, this value obtained is for domestic sewage on considering 75% full running conditions and excluding storm water quantity. Upon considering this we may take the **diameter of outfall sewer as 40cm**.

2. Main Sewer: As five mains are connected to outfall sewer,

Discharge coming from main sewer, $Q_{max}/2 = 0.0175/2 = 0.0087 \text{ m}^3/\text{s}$ and assuming v as 1 m/s.

 $Q = A \times V$; A = 0.0087: So, d = 10.50 cm.

This value obtained is for domestic sewer on considering 75% full running conditions and excluding storm water quantity. Upon considering this we may take the **diameter of main sewer as 20cm.**

3. Branch Sewer: As minimum of three branch sewers are connected to one main sewer.

Discharge coming from main sewer, $Q_{max}/3 = 0.0035/3 = 0.0012 \text{ m}^3/\text{s}$ and assuming v as 1m/s.

 $Q = A \times V$; $A = 0.0012^2$: So, d = 3.91 cm.

This value obtained is for domestic sewer on considering 75% full running conditions and excluding storm water quantity. Upon considering this we may take the **diameter of branch sewer as 10cm.**

Since the velocity of flow developed in a sewer of a particular material depends only upon the hydraulic depth of the sewer and the slope on which the sewer line has been laid, hence for different

÷

EXTENSIVE SURVEY CAMP 2019-20 18.Solid waste management Current waste generation = 570 tones/year Estimated increase in waste generation in a year = 8% proposed year of land fill = 20 years Waste generation after n years = W $(1 + x)^n$ = 570 $(1 + 0.08)^{20}$ = 2656.74 tones/year Total waste generated in T years = $\frac{(570 + 2656.74)}{2}$ x 365 x 20 = 12 x 10⁶ tones Total waste in volume = $12 \times 10^6/1 = 12 \times 10^6 \text{m}^3$, where 1 tones/cum is the density of waste. On accounting for 10% cover Volume of land fill = $13.2 \times 10^6 \text{ m}^3$ Let the height of the land fill site be 20m Area of the land fill site = 660000 m^2 . On increasing 10% of this area for accommodating equipment's etc. We have, $A = 726000 \text{ m}^2$. Let L = 3B

Therefore, dimensions of the land fill site is 1500 x 500 x 20 i.e., 75 hectares.

ABBREVIATIONS:

| PBM | : | Permanent Bench Mark |
|-----|---|----------------------|
| TBM | : | Temporary Bench Mark |
| RL | : | Reduced Level |
| PC | : | Plane of Collimation |
| BS | : | Back sight |
| IS | : | Intermediate Sight |
| FS | : | Fore sight |
| TBL | : | Tank bund level |
| MWL | : | Maximum water level |
| FTL | : | Full Tank Level |
| FSL | : | Full Supply Level |
| | | |

VALUED



principal@rvce.edu.in www.rvce.edu.in Tel: +91-80-68188110 +91-80-68188111 +91-80-68188112

Criterian_1.3.3

Sample Major Projects



RV College of Engineering®

Autonomous institution affiliated Approved by AICTE, New Delhi to Visvesvaraya Technological University, Belagavi) Go, change the world

Feature Enhancement and Qualification of TotemSC and PathfinderSC

A Major Project Report
<u>16EC81</u>

Submitted by,

Nischith T R

1RV17EC093

Under the guidance of

Prof. Namita PalechaAssistant ProfessorDept. of ECERV College of Engineering

John Alwyn Principal Product Specialist SCBU Ansys

In partial fulfillment of the requirements for the degree of Bachelor of Engineering in Electronics and Communication Engineering 2020-2021

RV College of Engineering[®], Bengaluru

(Autonomous institution affiliated to VTU, Belagavi) Department of Electronics and Communication Engineering



CERTIFICATE

Certified that the major project (16EC81)work titled *Feature Enhancement and Qualification of TotemSC and PathfinderSC* is carried out by Nischith T R (1RV17EC093) who is bonafide student of RV College of Engineering, Bengaluru, in partial fulfillment of the requirements for the degree of Bachelor of Engineering in Electronics and Communication Engineering of the Visvesvaraya Technological University, Belagavi during the year 2020-2021. It is certified that all corrections/suggestions indicated for the Internal Assessment have been incorporated in the major project report deposited in the departmental library. The major project report has been approved as it satisfies the academic requirements in respect of major project work prescribed by the institution for the said degree.

mo Signature of Guide

Sublamanya

rtment Signature of Principal

Dr. K. N. Subramanya

PRINCIPAL RV COLLEGE OF ENGINEERING BENGALURU - 560 059

Signature with Date

Signature of Head of the Department

Dr. K S Geetha

Prof. Namita Palecha

let

External Viva

Name of Examiners

1. SHILPA D'R 2. Online lxon

DECLARATION

I, Nischith T R students of eighth semester B.E., Department of Electronics and Communication Engineering, RV College of Engineering, Bengaluru, hereby declare that the major project titled 'Feature Enhancement and Qualification of TotemSC and PathfinderSC' has been carried out by me and submitted in partial fulfilment for the award of degree of Bachelor of Engineering in Electronics and Communication Engineering during the year 2020-2021.

Further I declare that the content of the dissertation has not been submitted previously by anybody for the award of any degree or diploma to any other university.

I also declare that any Intellectual Property Rights generated out of this project carried out at RVCE will be the property of RV College of Engineering, Bengaluru and we will be one of the authors of the same.

Place: Bengaluru

Date: 10/07/2021

Name

Signature

1. Nischith T R(1RV17EC093)



August 25, 2020

Nischith T R

RV College of Engineering

Subject: Offer letter

Dear Nischith,

This refers to our discussions and interviews you have had with us. We are happy to extend you an offer to join our company as an Intern in our Product Specialist Team in Bengaluru.

Your internship will begin on January 5, 2021 and your last working day will be July 5, 2021. During the internship, you will be paid stipend of INR 35,000/- per month (10% TDS will be deducted from this).

This offer will be valid subject to all the facts set forth in your application are true. Please give us your acceptance by signing the duplicate copy of this letter and confirm your date of joining.

For Ansys Software Pvt. Ltd.

Sanjay Asane 22538108871B4D4..

Sanjay Asane Country Human Resources Manager

I have read and understand the offer of employment and accept it.

STIT

DocuSigned by: Mscluitle † K C4ED4B9007814FA...

Nischith T R

ACKNOWLEDGEMENT

I am indebted to my guide, **Prof. Namita Palecha**, Assistant Professor, RV College of Engineering. for the wholehearted support, suggestions and invaluable advice throughout my project work and also helped in the preparation of this thesis.

I also express our gratitude to my panel members **Dr. ShylaShree N**, Associate Professor and **Prof. Namita Palecha**, Assistant Professor, Department of Electronics and Communication Engineering for their valuable comments and suggestions during the phase evaluations.

My sincere thanks to the project coordinators **Prof.** Subrahmanya K N, Dr Nithin M and Dr Veena Devi for their timely instructions and support in coordinating the project.

My gratitude to **Prof. Narashimaraja P** for the organized latex template which made report writing easy and interesting.

My sincere thanks to **Dr. K S Geetha**, Professor and Head, Department of Electronics and Communication Engineering, RVCE for the support and encouragement.

I express sincere gratitude to our beloved Principal, **Dr. K. N. Subramanya** for the appreciation towards this project work.

I thank all the teaching staff and technical staff of Electronics and Communication Engineering department, RVCE for their help.

Lastly, I take this opportunity to thank my family members and friends who provided all the backup support throughout the project work.





RV College of Engineering[®]

Autonomous institution affiliated Approved by AICTE, New Delhi to Visvesvaraya Technological University, Belagavi) Go, change the world

Server Emulator and Virtualizer for Next-Generation Rack Servers

A Major Project Report (18EC81)

Submitted by,

Chinmay N

1RV18EC035

Under the guidance of

Dr.Sujata D. Badiger Assistant Professor Dept. of ECE RV College of Engineering Deepak K Software Engineer CSPG UCS Cisco

In partial fulfillment of the requirements for the degree of Bachelor of Engineering in Electronics and Communication Engineering 2021-22

RV College of Engineering[®], Bengaluru

(Autonomous institution affiliated to VTU, Belagavi) Department of Electronics and Communication Engineering



CERTIFICATE

Certified that the major project (18EC81) work titled Server Emulator and Virtualizer for Next-Generation Rack Servers is carried out by Chinmay N (1RV18EC035) who is bonafide student of RV College of Engineering, Bengaluru, in partial fulfillment of the requirements for the degree of Bachelor of Engineering in Electronics and Communication Engineering of the Visvesvaraya Technological University, Belagavi during the year 2021-22. It is certified that all corrections/suggestions indicated for the Internal Assessment have been incorporated in the major project report deposited in the departmental library. The major project report has been approved as it satisfies the academic requirements in respect of major project work prescribed by the institution for

the said degree

Signature of Guide

Dr. Sujata D. Badiger Dept. oDilec Ravisle Asadhara Hon Vinge

Geeting Signature of Head of the Department J. Signature of Principal Professor & Head

Dr. K. N. Subramanya

RV College of Engineering Bengaluru-560 059.

External Viva

VICE PRINCIPAL RV College of Engineering Mysore Road, Bengaluru-560 059

Name of Examiners

1. Do. Ganda Raylim 2. Do. K. R. Sudmit

Signature with Date

cisco

Cisco Systems (India) Private Limited SEZ, Cessna Business Park, Sarjapur Marathalli Outer Ring Road Bengaluru - 560 103, India CIN: U31909KA1995PTC019505 Tel : 91-80-4426 0000 Fax : 91-80-4426 4040

01 July 2022

To Whom It May Concern:

Dear Sir/Madam,

Internship Completion Letter

This is to confirm that Chinmay Niranjan, was an Intern with Cisco Systems from 02 February 2022 until 01 July 2022.

Chinmay Niranjan, held the position of COLLEGE INTERN.TECH UNDERGRAD.

During the internship, Chinmay worked on the project under the guidance of Venkata Ramanamurthy Saripalli.

If you have any questions, please contact People Support on 000 800 040 2244 (India) or +1 408 906 1477 (Outside India).

Yours Sincerely,

Rashmi Naik People Shared Services Specialist Authorized Signatory Cisco Systems (India) Private Limited

Registered Office: SEZ, Cessna Business Park, Sarjapur - Marathahalli Outer Ring Road, Bengaluru - 560 103, India

DECLARATION

I, Chinmay N student of eighth semester B.E., Department of Electronics and Communication Engineering, RV College of Engineering, Bengaluru, hereby declare that the major project titled 'Server Emulator and Virtualizer for Next-Generation Rack Servers' has been carried out by me and submitted in partial fulfilment for the award of degree of Bachelor of Engineering in Electronics and Communication Engineering during the year 2021-22.

Further I declare that the content of the dissertation has not been submitted previously by anybody for the award of any degree or diploma to any other university.

I also declare that any Intellectual Property Rights generated out of this project carried out at RVCE will be the property of RV College of Engineering, Bengaluru and we will be one of the authors of the same.

Place: Bengaluru

Date:

Name

1. Chinmay N(1RV18EC035)

Signature

ACKNOWLEDGEMENT

I am indebted to my guide, **Dr.Sujata D. Badiger**, Assistant Professor, RV College of Engineering. and **Deepak K**, Software Engineer, Cisco for their wholehearted support, suggestions and invaluable advice throughout my project work and also helped in the preparation of this thesis.

I also express my gratitude to my panel members **Dr.Sujata D. Badiger**, Assistant Professor and **Dr. M Uttara Kumari**, Professor, Department of Electronics and Communication Engineering for their valuable comments and suggestions during the phase evaluations.

My sincere thanks to the project coordinators **Dr Nithin M**, **Dr Veena Devi** and **Prof. Sindhu Rajendran** timely instructions and support in coordinating the proj My gratitude to **Prof. Narashimaraja P** for the organized latex template which made report writing easy and interesting.

My sincere thanks to **Dr. Ravish Aradhya H. V.**, Professor and Head, Department of Electronics and Communication Engineering, RVCE for the support and encouragement.

I express sincere gratitude to our beloved Principal, **Dr. K. N. Subramanya** and Vice Principal, **Dr. Geetha.K.S** for the appreciation towards this project work.

I thank all the teaching staff and technical staff of Electronics and Communication Engineering department, RVCE for their help.

Lastly, I take this opportunity to thank my family members and friends who provided all the backup support throughout the project work.

RV COLLEGE OF ENGINEERING[®], BENGALURU-59 (Autonomous Institution Affiliated to VTU, Belagavi)

DEPARTMENT OF COMPUTER SCIENCE AND ENGINEERING



CERTIFICATE

Certified that the major project work titled 'Enterprise Datawarehouse Reporting in MicroStrategy' is carried out by Krupa Sindhu S (1RV16CS074) in partial fulfilment for the award of degree of Bachelor of Engineering in Computer Science and Engineering of the Visvesvaraya Technological University, Belagavi during the year 2019-2020. It is certified that all corrections/suggestions indicated for the Internal Assessment have been incorporated in the major project report deposited in the departmental library. The major project report has been approved as it satisfies the academic requirements in respect of major project work prescribed by the institution for the said degree.

Signature of Guide Dr.Azra Nasreen

14/3/2020

Signature of Head of the Department Dr. Ramakanth Kumar P

Subanance

Signature of Principal Dr.K.N.Subramanya

External Viva

Name of Examiners

1 Dr. NALADASA. L.S.

Signature with Date

hs. NRe 11/1

2





RV Educational Institutions [®] RV College of Engineering [®]

Autonomous Institution Affiliated to Visvesvaraya Technological University, Belagavi Approved by AICTE, New Delhi, Accredited By NAAC, Bengaluru And NBA, New Delhi

DEPARTMENT OF COMPUTER SCIENCE AND ENGINEERING

Enterprise Datawarehouse Reporting in MicroStrategy

PROJECT REPORT

Submitted by

Krupa Sindhu S

1RV16CS074

Under the guidance of

Dr. Azra Nasreen Assistant Professor Dept of CSE RV College of Engineering Shivakumar D Manager Mast Global

In partial fulfilment for the award of degree

of Bachelor of Engineering in Computer Science and Engineering 2019-2020

Individual certificate/Letter of Engagement as Intern from the Company



Sun 05-Jul-20 4:23 PM Gowda, Shivakumar Internship Letter - Krupa Sindhu Srinivas

To Shetty, Lakshmi Cc Srinivas, Krupa Sindhu Retention Policy LBI - Mail - 365 Days (1 year) You replied to this message on 05-Jul-20 6:32 PM.

Expires 05-Jul-21

Hi,

Please find the below Internship program details for Krupa.

Name: Krupa Sindhu Srinivas Internship start date: 8th January, 2020 Internship End date: 7th July, 2020 Organization Name: Mast Global Business Services India (Lbrands) Team name: Business Intelligence, Data Services Project name: Enterprise Data warehouse Reporting in MicroStrategy

Krupa is quick learner and effective during her Internship Program. She hone up technical skills quickly and successfully completed and contributed to her Internship Program.

Krupa: Thanks and Best of luck for your future endeavors.

Regards! Shiva

Thanks & Regards, Shivakumar D | Manager, Bl | Mast Global Business Services India | Manyata Embassy Business Park, SEZ, H2, Mountain Ash, 5th Floor | Bangalore - 560045, India | Desk: 66747172 | Mobile: +91 9538433453 | Email - <u>sgowda@mast.com</u> |



RV COLLEGE OF ENGINEERING[®], BENGALURU-59 (Autonomous Institution Affiliated to VTU, Belagavi)

DEPARTMENT OF COMPUTER SCIENCE AND ENGINEERING

DECLARATION

I, Krupa Sindhu S, student of eighth semester B.E., Department of Computer Science and Engineering, RV College of Engineering, Bengaluru-59, bearing USN: 1RV16CS074 hereby declare that the major project titled 'Enterprise Datawarehouse Reporting in MicroStrategy' has been carried out by me and submitted in partial fulfilment for the award of degree of Bachelor of Engineering in Computer Science and Engineering during the year 2019-20.

Further I declare that the content of the dissertation has not been submitted previously by anybody for the award of any degree or diploma to any other university.

1STITUTION

Place: Bengaluru

Date:

Name

Signature

Krupa Sindhu S (1RV16CS074)

ACKNOWLEDGEMENT

I am indebted to my guide, **Dr. Azra Nasreen, Assistant Professor, Dept of CSE** for her wholehearted support, suggestions and invaluable advice throughout our project work and also helped in the preparation of this thesis. I would also like to extend my gratitude to **Mr. Shivakumar D, Manager, Mast Global** for his guidance in the mechanics of the project.

I express my gratitude to my panel members **Dr. Krishnappa H K, Associate Professor, Dr. Soumya A, Associate Professor,** Department of Computer Science and Engineering for their valuable comments and suggestions.

My sincere thanks to **Dr. Ramakanth Kumar P.**, Professor and Head, Department of Computer Science and Engineering, RVCE for his support and encouragement.

0

I express sincere gratitude to my beloved Principal, **Dr. K. N. Subramanya** for his appreciation towards this project work.

I thank all the **teaching staff and technical staff** of Computer Science and Engineering department, RVCE for their help.

Lastly, I take this opportunity to thank my **family** members and **friends** who provided all the backup support throughout the project work.

Go, change the world



RV Educational Institutions [®] RV College of Engineering [®]

Autonomous Institution Affiliated to Visvesvaraya Technological University, Belagavi Approved by AICTE, New Delhi, Accredited By NAAC, Bengaluru And NBA, New Delhi

DEPARTMENT OF COMPUTER SCIENCE AND ENGINEERING

Feature Design of Maintainable Web application Using React js

PROJECT REPORT

Submitted by

ARPIT KUMAR

1RV17CS024

Under the guidance of

Prof. Sneha M Assistant Professor Dept of CSE RV College of Engineering Sravan Kumar Tech Lead (HUB) MiQ Digital

In partial fulfilment for the award of degree of Bachelor of Engineering in Programme Name 2020-2021

RV COLLEGE OF ENGINEERING®, BENGALURU-59 (Autonomous Institution Affiliated to VTU, Belagavi)

DEPARTMENT OF COMPUTER SCIENCE AND ENGINEERING



CERTIFICATE

Certified that the major project work titled 'Feature Design of Maintainable Web application Using React js' is carried out by Arpit Kumar (1RV17CS024) in partial fulfilment for the award of degree of Bachelor of Engineering in Computer Science and Engineering of the Visvesvaraya Technological University, Belagavi during the year 2019-2020. It is certified that all corrections/suggestions indicated for the Internal Assessment have been incorporated in the major project report deposited in the departmental library. The major project report has been approved as it satisfies the academic requirements in respect of major project work prescribed by the institution for the said degree.

Signature of Guide Prof. Sneha M

Signature of Head of the Department Signature of Principal Dr. Ramakanth Kumar P

Dr.K.N. Subramanya

External Viva

Name of Examiners 1 Tor B Sattish Babu 2 Tor shilpa chandhari

Signature, with Date

RUC 23721

Individual certificate/Letter of Engagement as Intern from the Company Should be Attached (Applicable only for Internship Students)



MiQ Digital India Pvt. Ltd. 5th & 6th floor SKAV 909, 9/1 Lavelle road, Bengaluru-560001

23rd June 2021 Bangalore

TO WHOSOEVER IT MAY CONCERN

This is to certify that Mr. Arpit Kumar is pursuing his internship with MiQ Digital India Pvt. Ltd. from 4th Jan 2020.

Sincerely, For MiQ Digital India Pvt. Ltd.

Lange Fourten

Ramya Parashar Chief Operating Officer

ACKNOWLEDGEMENT

I am indebted to my guide, **Prof Sneha M**, Assistant Professor, **Dept of CSE** for her wholehearted support, suggestions and invaluable advice throughout the project work and also helped in the preparation of this thesis. I would also like to extend my gratitude to **Sravan Kumar**, **Tech Lead**, **MiQ Digital** for his guidance in the mechanics of the project.

I also express my gratitude to the panel member **Dr. Krishnappa H K**, Assistant Professor, Department of Computer Science and Engineering for their valuable comments and suggestions.

My sincere thanks to **Dr. Ramakant Kumar P.**, Professor and Head, Department of Computer Science and Engineering, RVCE for his support and encouragement.

I express sincere gratitude to our beloved Principal, **Dr. K. N. Subramanya** for his appreciation towards this project work.

I thank all the **teaching staff and technical staff** of Computer Science and Engineering department, RVCE for their help.

Lastly, I take this opportunity to thank my **family** members and **friends** who provided all the backup support throughout the project work.



University, Belagavi

Go, change the world

DEPARTMENT OF COMPUTER SCIENCE AND ENGINEERING

Monitoring Tools integrating with ODIN for Alletra, Primera and Distributed Storage Systems

PROJECT REPORT

 Akshay Shankar
 Submitted by

 Dr. Prapulla S. B.
 IRV19CS012

Dr. Prapulla S. B. Assistant Professor Dept of CSE RV College of Engineering Pradeep Dixit Senior Storage Manager Hewlett Packard Enterprise

In partial fulfilment for the award of the degree of Bachelor of Engineering in Computer Science Engineering 2022-2023

RV COLLEGE OF ENGINEERING®, BENGALURU-59 (Autonomous Institution Affiliated to VTU, Belagavi)

DEPARTMENT OF COMPUTER SCIENCE AND ENGINEERING



CERTIFICATE

Certified that the major project work titled Monitoring Tools integrating with ODIN for Alletra, Primera and Distributed Storage Systems' is carried out by Akshav Shankar (1RV19CS012) in partial fulfilment for the award of the degree of Bachelor of Engineering in Computer Science and Engineering of the Visvesvaraya Technological University, Belagavi during the year 2022-2023. It is certified that all corrections/suggestions indicated for the Internal Assessment have been incorporated in the major project report deposited in the departmental library. The major project report has been approved as it satisfies the academic requirements in respect of major project work prescribed by the institution for the said degree.

Signature of Guide

Prapulla S. B.

m 05/6/23 Signature of Head of the Department

Dr. Ramakanth Kumar P

Signature of Princip

Dr.K.N.Subramanya

External Viva

Name of Examiners Dr. Kasurahn Dr. SHOBAAG 1

Signature with Date

Am 1/2

2

Hewlett Packard Enterprise

Hewlett Packard India Software Operation Pvt. Ltd. Survey. No.192, Whitefield Road Mahadevapura Post Bengaluru - 560 048 www.hpe.com/in CIN: U72200KA1988PTC009435

> Registered Office: Survey No. 192 Whitefield Road Mahadevpura Post Bengaluru - 560 048 Karnataka, India

June 3, 2023

TO WHOM SO EVER IT MAY CONCERN

Employment Certificate

This is to confirm that the individual mentioned below is an active employee of Hewlett Packard Enterprise.

Employment Information

| Legal Name | Akshay Shankar | |
|------------------|--|--|
| Employee ID | | |
| Legal Entity | Hewlett Packard India Software Operation Pvt. Ltd. | |
| Job Title | College Intern | |
| Hire Date | January 24, 2023 | |
| FULL / Part Time | Full time | |

This letter is being issued on the request of the employee. Sincerely,

Bhaskar Gopal Manager Human Resources

ACKNOWLEDGEMENT

I am indebted to my guide, **Dr. Prapulla S. B.**, Assistant Professor, **Dept of CSE** for her wholehearted support, suggestions and invaluable advice throughout my project work and helped in the preparation of this thesis. I would also like to extend my gratitude to **Pradeep Dixit, Senior Storage Manager, Hewlett Packard Enterprise** for his guidance in the mechanics of the project.

I also express my gratitude to my panel members **Dr. Soumya A**, Associate Professor, and **Dr. Sandhya S**, Assistant Professor, Department of Computer Science and Engineering for their valuable comments and suggestions.

My sincere thanks to **Dr Ramakanth Kumar P.**, Professor and Head, Department of Computer Science and Engineering, RVCE for his support and encouragement.

I express sincere gratitude to our beloved Principal, **Dr. K. N. Subramanya** for his appreciation towards this project work.

I thank all the **teaching and technical staff** of the Computer Science and Engineering department, RVCE for their help.

Lastly, I take this opportunity to thank my **family** members and **friends** who provided all the backup support throughout the project work.



RV Educational Institutions [®] RV College of Engineering [®]

Autonomous Institution Affiliated to Visvesvaraya Technological University, Belagavi Approved by AICTE, New Delhi Go, change the world[®]

Major Project: Phase-II Report On DESIGN AND DEVELOPMENT OF FRAMEWORK FOR SYSTEM VALIDATION USING ARTIFACTS

18 MCN 41

Submitted by Ganapatsa Kalburgi USN: 1RV19SCN06

Under the Guidance

of

Dr. SHARVANI G. S. Associate Professor Department of CSE RV College of Engineering® Bengaluru - 560059 Ms. PUNEETHA MUKHERJEE Project Manager Infineon India Pvt Ltd Bengaluru – 560001

Submitted in partial fulfillment for the award of degree

of MASTER OF TECHNOLOGY in COMPUTER NETWORK ENGINEERING

DEPARTMENT OF COMPUTER SCIENCE AND ENGINEERING

2020-2021

RV COLLEGE OF ENGINEERING®,

(Autonomous Institution Affiliated to Visvesvaraya Technological University, Belagavi)

DEPARTMENT OF COMPUTER SCIENCE AND

ENGINEERING

Bengaluru- 560059



CERTIFICATE

Certified that the project work titled "Design And Development Of Framework For System Validation Using Artifacts" carried out by Ganapatsa Kalburgi, USN: 1RV19SCN06, a bonafide student, submitted in partial fulfilment for the award of Master of Technology in Computer Network Engineering of RV College of Engineering[®], Bengaluru, affiliated to Visvesvaraya Technological University, Belagavi, during the year 2020-21. It is certified that all corrections/suggestions indicated for internal assessment have been incorporated in the report deposited in the departmental library. The project report has been approved as it satisfies the academic requirement in respect of project work prescribed for the said degree.

than an . G.

Dr. Sharvani G. S. Associate Professor Department of CSE, RVCE, Bengaluru –59

Dr. Ramakanth Kumar P Head of Department Department of CSE, RVCE, Bengaluru–59

Su Kamaeya Dr. K. N. Subramanya

Principal PRINCIPAL RVELLEGE OF ENGINEERING Bengalingseluru - 560 059

Name of the Examiners

2

Signature with Date

RV COLLEGE OF ENGINEERING[®],

(Autonomous Institution Affiliated to Visvesvaraya Technological University, Belagavi)

DEPARTMENT OF COMPUTER SCIENCE AND ENGINEERING

Bengaluru- 560059

DECLARATION

I, Ganapatsa Kalburgi, student of fourth semester M.Tech in Computer Network Engineering, Department of Computer Science and Engineering, RV College of Engineering[®], Bengaluru, declare that the Major Project titled "Design and Development of Framework for System Validation Using Artifacts", has been carried out by me. It has been submitted in partial fulfilment for the award of degree in Master of Technology in Computer Network Engineering of RV College of Engineering[®], Bengaluru, affiliated to Visvesvaraya Technological University, Belagavi, during the academic year 2020-21. The matter embodied in this report has not been submitted to any other university or institution for the award of any other degree or diploma.

Lbur

Signature of the Student

Date of Submission:

Student Name: Ganapatsa Kalburgi USN: 1RV19SCN06 Department of Computer Science and Engineering RV College of Engineering[®], Bengaluru-560059



IFIN HR- 2021 23 June 2021

CERTIFICATE

To Whom It May Concern

Formal Data:

| Student Name: | GANAPATSA KALBURGI |
|--------------------------------|--------------------------------------|
| Institution: | RV College of Engineering |
| Organization: | Infineon Technologies India Pvt. Ltd |
| Project Instructors/ Managers: | Puneetha Mukheriee |

Evaluation of work:

Ganapatsa is working as a Student Trainee with us from 03 Aug 2020 to 30 Jun 2021 and working on project "Automated Test Case Generation From Requirements/Use case/User Stories using NLP"

Ganapatsa is an avid and independent learner, has good analytical & application skills and has shown exemplary performance during the internship period.

We wish Ganapatsa a long fruitful career and success in future endeavors.

For Infineon Technologies India Pvt. Ltd.

hylde

Vijay Manjeshwar Sr. Director -IFIN HR

the Sy ters

Shyam Kommajosyula Sr. Director - IFIN ATV MC

Infineon Technologies India Private Limited Company Registration Number : 22413 Postal Address : 11 Mahatma Gandhi Road, Bengaluru 560 001 Internet www.infineon.com

Tel +(91) (80) 3927 1000

ACKNOWLEDGEMENT

I am indebted to **Rashtreeya Sikshana Samithi Trust**, Bengaluru for providing me with all the facilities needed for the successful completion of Major Project Phase-II work at **Rashtreeya Vidyalaya College of Engineering (RVCE)** during the tenure of my Course.

I would like to thank **Dr. K N Subramanya, Principal,** for giving me an opportunity to be a part of RVCE and for his timely help and encouragement during the tenure of the Major Project Phase-II work.

I am greatly thankful to **Dr. Ramakanth Kumar P., Professor and Head, Dept. of CSE** for his motivation and constant support during my tenure of my Major Project Phase-II work.

I take this opportunity to convey my sincere gratitude to my internal guide and panel member Dr. Sharvani G. S., Associate Professor, Dept. of CSE, and external guide Puneetha Mukherjee, Project Manager, Infineon India Pvt Ltd for their advice, support and valuable suggestions help me to accomplish the Major Project Phase-II work in time.

Special thanks to **Dr. Nagaraja G.S., Professor & Associate Dean** and panel member, **Prof. Sandhya S.,** Department of Computer Science & Engineering for their valuable comments, constructive inputs and feedback during the Phase-I and Phase-II oral presentations.

I extend my thanks to all who have directly or indirectly extended their constant support for successful completion of my Major Project Phase-II work.

Ganapatsa Kalburgi 1RV19SCN06

Rashtreeya Sikshana Samithi Trust

RV COLLEGE OF ENGINEERING®

(Autonomous Institution Affiliated to VTU, Belagavi)

DEPARTMENT OF COMPUTER SCIENCE AND ENGINEERING

Bengaluru- 560059



2018-19

A Dissertation Report on

"HLR Framework Development for Continuous Integration"

Submitted in partial fulfillment of the requirements for the award of degree of

MASTER OF TECHNOLOGY in COMPUTER NETWORK ENGINEERING

by

Chaitra N Korlahalli USN: 1RV17SCN04

Under the guidance

of

Prof. Sandhya S Assistant Professor, Department of CSE, RVCE, Bengaluru - 560059 Mr. Prasad Vasa Line Manager, Nokia Networks, Bengaluru – 560045

RV COLLEGE OF ENGINEERING®

Rashtreeva Sikshana Samithi Trust

(Autonomous Institution Affiliated to VTU, Belagavi) DEPARTMENT OF COMPUTER SCIENCE AND ENGINEERING

Bengaluru- 560059



CERTIFICATE (F

Certified that the project work entitled "HLR Framework development for Continuous Integration" carried out by Ms. Chaitra N Korlahalli, USN: 1RV17SCN04, a bonafide student of RV College of Engineering, Bengaluru in partial fulfillment for the award of Master of Technology in Computer Network Engineering of RV College of Engineering, Bengaluru affiliated to Visvesvaraya Technological University, Belagavi during the year 2018-19. It is certified that all corrections/suggestions indicated for internal assessment have been incorporated in the report deposited in the departmental library. The project report has been approved as it satisfies the academic requirement in respect of project work prescribed for the said degree.

Prof. Sandhya S Assistant Professor, Department of CSE, R.V.C.E., Bengaluru –59

Name of the Examiners

1

2

Dr. Ramakanth Kumar P. Prof & Head of Department, Department of CSE, R.V.C.E., Bengaluru–59

R. Ares

Dr. K. N. Subramanya Principal, R.V.C.E., Bengaluru–59

Principal RV College of Engineering Mysuru Road Sighatine With Date Rashtreeya Sikshana Samithi Trust RV COLLEGE OF ENGINEERING® (Autonomous Institution affiliated to VTU, Belagavi) DEPARTMENT OF COMPUTER SCIENCE AND ENGINEERING Bengaluru- 560059

DECLARATION

I, Chaitra N Korlahalli, student of fourth semester M.Tech, in the Department of Computer Science and Engineering, RV College of Engineering, Bengaluru declare that the project entitled "HLR Framework development for Continuous Integration" has been carried out by me and submitted in partial fulfillment of the course requirements for the award of degree in Master of Technology in Computer Network Engineering of RV College of Engineering, Bengaluru affiliated to Visvesvaraya Technological University, Belagavi during the academic year 2018-19. The matter embodied in this report has not been submitted to any other university or institution for the award of any other degree or diploma.

Date of Submission: 13 06 2019

Signature of the Student

Student Name : Chaitra N Korlahalli USN: 1RV17SCN04 Department of Computer Science and Engineering, RV College of Engineering[®], Bengaluru-560059



To Whomsoever it may concern

Phone +91-80-43632100 Fax +91-80-67618018

Nokia Solutions and Networks India Pvt: Ltd (formerly known as Nokia Siemens

Networks Pvt. Ltd.)

t 5, Manyata Embassy Business Park, Outer Ring Road, Hebbal, Nagavara, Bangalore 560045, India,

Corp Identity No. U72900DL2006PTC155149

http://m.nsn.com

This is to certify that **Chaitra Korlahalli N (NOKIA ID: 62175553)** of RV College of Engineering, pursuing M. Tech in "Computer Network Engineering" programme of 2018-19 batch affiliated to Visveswaraya Technological University (VTU), Belagavi has been employed with Nokia Solutions and Networks India Private Ltd., as 'Student Trainee' from 18th July 2018.

The employee has worked on the project titled 'HLR Framework development for Continuous Integration', under Nokia Software Core Engineering Registers (NSW CE REG) department.

ed.V

Autholized Signatory Prasad Vasa P V B B

R&D Line Manager
ACKNOWLEDGEMENT

Any achievement, be it scholastic or otherwise does not depend solely on the individual efforts but on the guidance, encouragement and cooperation of intellectuals, elders and friends. A number of personalities, in their own capacities have helped me in carrying out this project work. I would like to take this opportunity to thank them all.

First and foremost I would like to express my sincere gratitude to my guide **Prof. Sandhya S**, Assistant professor, Department of CSE, R.V.C.E, Bengaluru, for her able guidance, regular source of encouragement and assistance throughout this project

I would like to thank **Dr. Rajashree Shettar,** Associate Dean, Department of Computer Science & Engineering, R.V.C.E, Bengaluru, for her valuable inputs and guidance.

I would like to thank **Dr. Ramakanth Kumar P.**, Prof & Head of Department, Department of Computer Science & Engineering, R.V.C.E, Bengaluru, for valuable suggestions and expert advice.

I extend my cordial regards and thanks to my principal **Dr. K. N. Subramanya** for his valuable support.

I would also like to thank my manager **Mr. Prasad Vasa** and mentor **Mr. Vishwanathan** who guided me and helped me in completion of this project with all their support.

I thank my parents, and all the faculty members of Department of Computer Science & Engineering for their constant support and encouragement.

Last, but not the least, I would like to thank my peers and friends who provided me with valuable suggestions to improve my project.

Chaitra N Korlahalli Computer Network Engineering Department of CSE RVCE



principal@rvce.edu.in www.rvce.edu.in Tel: +91-80-68188110 +91-80-68188111 +91-80-68188112

Criterian_1.3.3

Internship Projects



RV Educational Institutions[®] RV College of Engineering[®]

Autonomous Institution Affiliated to Visvesvaraya Technological University, Belagavi Approved by AICTE, New Delhi, Accredited By NAAC, Bengaluru And NBA, New Delhi Go, change the world

DEPARTMENT OF ELECTRICAL AND ELECTRONICS ENGINEERING

Major Project: Phase-II Report

on

MODELLING, DEVELOPEMNT AND VALIDATION OF CONTACTLESS INTERFACE FOR NFC READER IC

18MPE41

Submitted by SHRUTHA K V USN: 1RV20EPE15

Under the Guidance of

U

Dr. S.G. Srivani Professor, Head of Dept. and Associate PG Dean Electrical & Electronics Engg. Dept. RV College of Engineering Bengaluru – 560059 Vinay Singh P & Rajesh Sugasi Firmware Engineer Team Infra NXP Semiconductors India Bengaluru – 560045

Submitted in partial fulfillment of the requirements for the award of degree of

MASTER OF TECHNOLOGY in POWER ELECTRONICS



2021-22

RV COLLEGE OF ENGINEERING®

Bengaluru - 560059

(Autonomous Institution Affiliated to Visvesvaraya Technological University, Belagavi)



CERTIFICATE

Certified that the project work titled "Modelling, Development and Validation of Contactless Interface for NFC Reader C" carried out by Shrutha K V, USN: 1RV20EPE15, a bonafide student of RV College of Engineering, Bengaluru in partial fulfilment for the award of Master of Technology in Power Electronics of RV College of Engineering, Bengaluru, affiliated to Visvesvaraya Technological University, Belagavi, during the year 2021-22. It is certified that all corrections/suggestions indicated for internal assessment have been incorporated in the report deposited in the departmental library. The project report has been approved as it satisfies the academic requirement in respect of project work prescribed for the said degree.

Sinjoi 12/3/22

Dr. S. G. Srivani Professor and Associate PG Dean, Department of Electrical & Electronics Engineering, RVCE, Bengaluru - 59 201 12/7/2022

Dr. S. G. Srivani Head of Department, Department of Electrical & Electronics Engineering, RVCE, Bengaluru - 59

Dr. K. N. Subramanya

Principal, RVCE, Renedictede OF ENGINEERING BENGALURU - 560 059

Signature with Date

Name of the Examiners

RV COLLEGE OF ENGINEERING®,

(Autonomous Institution Affiliated to Visvesvaraya Technological University, Belagavi)

DEPARTMENT OF ELECTRICAL AND ELECTRONICS ENGINEERING

Bengaluru- 560059

DECLARATION

I, Shrutha K V, student of fourth semester M.Tech in Power Electronics, Department of Electrical and Electronics Engineering, RV College of Engineering, Bengaluru declare that the project titled "Modelling, Development and Validation of Contactless Interface for NFC Reader IC", has been carried out by me. It has been submitted in partial fulfilment of the course requirements for the award of degree in Master of Technology in Power Electronics of RV College of Engineering, Bengaluru, affiliated to Visvesvaraya Technological University, Belagavi, during the academic year 2021-22. The matter embodied in this report has not been submitted to any other university or institution for the award of any other degree or diploma.

12/07/2022 Date of Submission: Shrulle K.V Signature of the Student

Student Name: Shretha K V USN: 1RV20EPE15 Department of Electrical and Electronics Engineering RV College of Engineering[®], Bengaluru-560059



Date : 28 June, 2022

To Whomsoever It May Concern

Ongoing Internship Certificate

This is to certify that Ms. Shrutha K V, ID - NXF79310, is undergoing an internship at NXP India Pvt. Ltd., Bangalore. She started the internship on 27 September, 2021 on the project titled: Modelling, Development and Validation of Contactless Interface for NFC Reader IC under the guidance of Mr. Vinay Singh P and Mr. Rajesh Sugasi.

Under the company's Intellectual Proprietary rights clause any disclosure of scripts or software programs written during the Internship tenure which are subjected to be used under project are strictly private and confidential and cannot be disclosed to any person outside the company.

For NXP INDIA Pvt Ltd

Sund

Manish Subodh HR Manager

ACKNOWLEDGEMENT

Any achievement, be it scholastic or otherwise does not depend solely on the individual efforts but on the guidance, encouragement and cooperation of intellectuals, elders and friends. A number of personalities, in their own capacities have helped me in carrying out this project titled, "Modelling, Development and Validation of Contactless Interface for NFC Reader IC". I would like to take this opportunity to thank them all.

Firstly, I deeply express sincere gratitude to my guide **Dr. S G Srivani**, Professor, Head of the department and Associate Dean, P.G. studies, Department of Electrical and Electronics Engineering, for her patience, valuable guidance, suggestions, advice and assistance throughout this project. She has been a constant and regular source of encouragement to me during this period.

I would like to express my thanks to **Dr. Rudranna Nandihalli**, Professor and Head of the department (Retired), Department of Electrical and Electronics Engineering, RVCE, Bengaluru, for his motivation and constant support throughout this project.

I owe my deepest gratitude to **Dr. K N Subramanya**, Principal, RVCE, Bengaluru, for his support towards completion of this project.

It is a genuine pleasure to express my deep sense of thanks and gratitude to **Amit Jha**, Manager, **Vinay Singh P**, Firmware Engineer and **Rajesh Sugasi**, Firmware Engineer, Team Infra at NXP Semiconductors India Pvt Ltd. Their dedication and keen interest above all overwhelming attitude to help me has been the main reason for me to be able to complete my work.

I would like to thank all the faculty members and non-teaching staff of the Department of Electrical and Electronics Engineering, RVCE for their constant support.

I am indebted to my parents for their constant support and encouragement throughout my life. I thank all my friends provided me with valuable suggestions to improve the project.

Shrutha K V Power Electronics Department of Electrical and Electronics Engineering RV College of Engineering Bengaluru-59

ABSTRACT

Near Field Communication (NFC) is a short-range wireless networking technology that facilitates making transactions, contactless payments, exchanging digital content, and connecting electronic devices with a single tap. NFC is compatible with the millions of contactless cards and readers that have already been installed around the world. NFC transmits data using radio waves in the same way as Bluetooth and Wi-Fi do. RFID (Radio-frequency identification) technology concepts that rely on electromagnetic induction to convey data are also used in the NFC area. NFC operates at a frequency of 13.56 megahertz, with data transmission rates of 106, 212, 424 or 848 kilobits per second. NFC permits two way interactivity between electronic gadgets with additional security and intelligibility. Transmission protocol initialization and anticollision sequence have notable value in the Contactless Interface. There are various types of NFC tags progressed for numerous applications. To communicate, signalling protocol has to exits. The signalling protocol provides two devices to communicate and exchange information. There are three signalling modes in NFC referred as Type-A, Type-B and Type-F.

The project work aimed to develop Contactless Interface module for the NFC Reader IC to achieve compatibility with NFC Type-A and Type-B Cards. To resolve multiple card selection, anticollision technique was implemented along with the activation sequence using C language. Entire Contactless Interface module was validated utilizing Cadence Software using tcl scripts to simulate the behaviour of a Type-A and Type-B card. Buck-Boost converter was designed and simulated with the defined parameters to provide required voltage to the contactless integrated module depending on the placement of card on the NFC Reader IC using PSIM software.

The NFC system was designed and developed to operate in contactless interface mode. A test framework was deployed to validate the entire Contactless interface module and NFC Type-A & Type-B using 13 test cases and all the test cases were passed with successful exchange of data. Anticollision technique was incorporated to select one card at a time if multiple card approaches NFC Reader IC. The Buck-Boost converter provided an output of 1.5V to the Contactless Interface module with the supplied input of 5V when the Card was on the utmost proximity to NFC reader IC.

LIST OF PUBLICATIONS

Publication Type

Publication Details

Journal

Shrutha K V, Dr S G Srivani "NFC Type A Technology", Journal of Emerging Technologies and Innovative Research, Volume 9 Issue 6, June-2022 |



TABLE OF CONTENTS

| Ackno | wledgeme | ent | | i |
|---------|-----------|---------------------|-------------------------------------|-----|
| Abstra | ct | | | ii |
| List of | Publicati | ons | | iii |
| Table (| of Conten | ts | | iv |
| List of | Figures | | | vi |
| List of | Tables | | | vii |
| Glossa | ry | | | vii |
| Chapte | er 1 | | | |
| Introd | uction | | | |
| 1.1 | Literatur | re survey C | ikshana . | 2 |
| 1.2 | Motivati | ion 30 | an. | 4 |
| 1.3 | Problem | Definition | 113. | 4 |
| 1.4 | Objectiv | ves 💦 | | 4 |
| 1.5 | Organiza | ation of the report | | 5 |
| 1.6 | Summar | -y | | 5 |
| Chapte | er 2 | | | |
| NFC T | ECHNO | LOGY | | |
| 2.1 | NFC | | | 6 |
| 2.2 | NFC op | eration modes | 5 | 7 |
| | 2.2.1 | Reader/Writer Mo | ode | 7 |
| | 2.2.2 | Peer To Peer Mod | le | 8 |
| | 2.2.3 | Card Emulation N | Aode | 9 |
| 2.3 | Working | g of NFC | TUT | 10 |
| 2.4 | Contactl | ess Interface | | 11 |
| | 2.4.1 | NFC Type – A | | 11 |
| | | 2.4.1.1 | Polling Cycle | 11 |
| | | 2.4.1.2 | Type-A card states | 11 |
| | | 2.4.1.3 | Reader Mode: Multiple Card | |
| | | | Resolution & Single Card Activation | 13 |
| | 2.4.2 | NFC Type – B | | 15 |
| | | 2.4.2.1 | Type-B card states | 16 |
| 2.5 | Buck Bo | oost Converter | | 18 |

| 2.6 | Summary | 18 | | |
|-----------------------|--|----|--|--|
| Chapt | Chapter 3 | | | |
| Metho | dology and block diagram | | | |
| 3.1 | Methodology | 19 | | |
| 3.2 | Block diagram | 20 | | |
| 3.3 | Summary | 21 | | |
| Chapt | er 4 | | | |
| Specif | ications & Design | | | |
| 4.1 | Design of Buck Boost Convertor | 22 | | |
| 4.2 | Tools Required | 23 | | |
| | 4.2.1 Tortoise SVN | 23 | | |
| | 4.2.2 Tortoise Git | 24 | | |
| | 4.2.3 Eclipse IDE | 24 | | |
| | 4.2.4 Cadence Simvision | 25 | | |
| 4.3 | Summary | 25 | | |
| Chapt | er 5 🔗 | | | |
| Imple | mentation & simulation analysis | | | |
| 5.1 | Implementation | 26 | | |
| 5.2 | Simulation of Buck Boost Convertor | 27 | | |
| 5.3 | 3 Summary 28 | | | |
| Chapt | er 6 | | | |
| Results & Discussions | | | | |
| 6.1 | NFC RF ON | 29 | | |
| 6.2 | NFC Type – A | 30 | | |
| 6.3 | NFC Type – B | 31 | | |
| 6.4 | Buck boost convertor simulation result | 32 | | |
| 6.5 | Summary | 33 | | |
| Chapter 7 | | | | |
| Conclu | usion & Future Scope | | | |
| 7.1 | Conclusion | 34 | | |
| 7.2 | Future Scope | 34 | | |
| References 35 | | | | |
| Annon | ndix A | 37 | | |
| тррсп | | 51 | | |

LIST OF FIGURES

| Sl.no | Figure name | Page no. |
|-------|-----------------------------|----------|
| 1.1 | NFC Technology | 01 |
| 1.2 | Methodology in general | 04 |
| 2.1 | NFC Technology | 06 |
| 2.2 | Reader/Writer Mode | 07 |
| 2.3 | Peer-to-Peer Mode | 09 |
| 2.4 | Card Emulation Mode | 10 |
| 2.5 | Anti-collision algorithm | 13 |
| 2.6 | Buck Converter | 14 |
| 2.7 | Boost Converter | 14 |
| 2.8 | Inductive Coupling Circuit | 15 |
| 3.1 | Flowchart | 16 |
| 3.2 | Block Diag <mark>ram</mark> | 17 |
| | TSTITUT10 | 5 |

LIST OF TABLES

Sl.no

Table name

4.1

Specification for Buck-Boost Converter

Page no.

22

GLOSSARY NFC Near Field Communication **Proximity Coupling Device** PCD PICC Proximity Card or object REQA REQuest command, Type A REQB REQuest command, Type B Wake-UP command, Type A **WUPA** • Wake-UP command, Type B WUPB STITU

CHAPTER 1

INTRODUCTION

A combination of contactless identification and connecting technologies gave rise to NFC, a modern, short-range wireless technology. It was jointly created by Sony and NXP Semiconductors (previously Philips). Between two NFC-enabled devices, such as mobile phones, or between an NFC-enabled mobile phone and a compatible RFID (Radiofrequency identification) chip card or reader that is bear, NFC is designed to allow the exchange of various types of information, such as phone numbers, MP3 files, pictures, or digital authorizations. NFC is intended to be used as a key to access services and content, including cashless payment and access control. The foundation of NFC is inductive coupling. NFC uses magnetic induction between two loop antennas that are placed in close proximity to one another. NFC transmits data at a rate of 106 kbit/s to 848 kbit/s across a distance of around 11 cm and operates at a frequency of 13.56 MHz. In NFC, there must be at least one target device. The initiator works carefully to produce an RF field that will power the passive target, also known as a tag[1]-[6].

NFC is backward compatible with Sony FeliCa card standards as well as the Smart Card infrastructure based on ISO/IEC 14443 standard for proximity contactless smart cards. A new protocol for information exchange between two NFC devices arose and was defined in the ECMA-340 and ISO/IEC 18092 standards. NFC is extensively used across the globe for minuscule range communication with the application of low data rate. There are numerous modes, NFC compliant devices communicates[7]-[9]. There are various types of NFC tags progressed for numerous applications as shown in the figure1.1. To communicate signalling protocol has to exits. The signalling protocol provides two devices to communicate and exchange information. There are three signalling modes in NFC referred as Type-A, Type-B and Type-F[10]-[12].

The Reader to be compatible with all the types of card, one has to follow ISO/IEC 14443 standards. The Buck-Boost converter is a dc to dc converter that provides higher voltage than input and also the lesser voltage than input based on the duty cycle. Therefore, the required voltage to the reader IC of contactless interface module, Buck-Boost Converter can provide seamlessly[13]-[15].

The project work attempted to produce NFC Reader IC compatible to ISO/IEC 14443 standards with adopting anticollision sequence to avoid multiple cards activation at a time. Contactless Interface module of the reader is reconcilable for NFC Type-A and Type -B. Buck-Boost converter is incorporated to provide required voltage as per the placement of card near the NFC Reader IC.



Figure 1.1: NFC Technology

1.1 Literature survey

The NFC technology is widely employed across many industries, including the Internet of Things, mobile devices, financial applications, and identity identification. Numerous scholars have conducted extensive research on subject and have produced numerous academic papers and journal articles on security in NFC applications.

The benefits of employing NFC read/write mode include low protocol overhead and support for various data types. The use of NFC read or write mode, that was initially intended for unidirectional data transfer from an active reader to a passive tag, has been taken advantage of by the authors. They have made an effort to implement bi-directional half-duplex communication between two NFC-enabled active devices[1]. But one major obstacle is dealing with the reader collision issue and performing transactions quickly and securely. In order to construct a secure multi-factor authentication system that leverages bi-directional communication for mutually authenticating two NFC devices, the methodology presented in this paper is suggested. Two-factor authentication is necessary for the proposed system. Kerberos and fingerprints are both used for it. It was noted that it took almost a second to get an authentication ticket from Kerberos. The success of the paper could be seen in the 600 ms it takes to unlock the NFC-

enabled phone. The challenge was to implement bi-directional communication between two active NFC devices and to do so quickly and with minimal energy consumption. One NFC smartphone can exchange data with one NFC tag using the reader/writer mode. Two mobile devices having NFC capabilities can share data with one another in peer-to-peer mode. A mobile phone can communicate with an NFC reader by acting as a smart card in card emulation mode.

The various ISO standards that NFC complies with and NFC operation modes are discussed. They demonstrate that NFC is susceptible to security breaches that could expose sensitive information about users. The adoption of NFC technology and its uses by organizations may suffer as a result. A scientific approach to improve security is also suggested along with a list of various assaults. Data insertion, data alteration, and MITM attacks are attacks that compromise integrity[3]. Eavesdropping and replay attacks are relevant to secrecy in the NFC area. The study demonstrates that although communication in the centimeter range may seem more secure, it is actually quite prone to security breaches since technologies like NFC call for little to no additional verification. The field of identification cards, bus cards, access control, ewallets, and other smart card applications has seen the most advancements in contactless technology recently. The financial IC card is the application of technology that is just starting to gain traction. Numerous high power consumption modules, such as the CPU, Java coprocessor, EEPROM, and other security algorithm coprocessors, included on the device in this application. The amount of power needed substantially greater than before. The structure's RF interface complies with ISO/IEC 14443-2[4]. Network analysis is used to simulate the system's attributes while treating the antenna and chip as one unit. Network analyzer[5]-[8] measurements were performed using a Reference PICC in accordance with ISO/IEC 10373-6.

Inductive connection between the reader coil and card is the foundation for High Frequency RFID cards' communication. By removing the physical connection between the spiral coil and chip on the card and replacing the chip with a module that comprises a small coil coupled to a chip, several strategies have been used to lower the production cost of the card and improve its durability against mechanical stress. The coil on the module, on the other hand, is too small to retain the same degree of performance as the traditional cards. Two planar coils indicated in [9]–[12] were the major components of the additional circuitry that was added to the card and designated as a booster in order to address the drawback.

To step down the battery supply to the voltage level needed to run various electronic and smart gadgets, dc-dc converters are used. In order to improve energy economy and lower power loss, integrated circuits, including various types of microprocessors, are now made to operate on 3 V or even lower voltage supplies. The supplied voltage is stepped down using a buck converter[13]–[15].

1.2 Motivation

Modern smart devices are increasingly utilizing NFC, a well-known contact-less communication technique. Since it uses relatively little power to operate, it is easily integrated into a variety of devices, including sensors and cellphones. Both magnetic stripe cards and EMV chip-based cards used with the contactless interfaces. The main driving force behind the adoption of contactless technologies is speed, that is particularly alluring for low-value transactions in busy retail settings. The contactless interface is used by issuers and service providers to encourage more card-based transactions and fast earn a return on investment. Retailers can service more customers in a given amount of time by offering quicker transactions. Hence, the project develops anticollision technique in NFC Reader IC for Type A and Type B for hazzle free communication.

1.3 Problem definition

Design, Development and Validation of NFC Reader IC for Type A and B in the RTL using Eclipse IDE. Also design and analyses of Buck-Boost converter in the contactless interface module to provide required voltage depending on the placement of card near the reader.

1.4 Objectives

The objectives of the project is as listed below:

- To design, develop and validate Contactless Interface module for NFC Reader IC utilizing Tortoise SVN, Tortoise Git, Segger JLinks, Eclipse IDE, and Cadence Simvision.
- To realize the activation, anticollision technique, deactivation sequence of the communication protocol for Type-A and Type-B of NFC.
- To design and simulation of Buck-Boost converter to provide required voltage depending on the placement of card near the reader.

1.5 Organization of the report

The complete report presents the review of work and concepts. This is organized in to following four chapters.

Chapter 1: Introduction briefs the introduction of the project, that includes the overview of the project, specific details, literature survey of the project that gives the cons of the project and motivation to take up the project, problem definition, and objectives and scope of the project. It also includes the organisation of the report.

Chapter 2: NFC Technology gives the basic knowledge of NFC system, different modes of NFC, underlying concepts of Contactless Interface mainly NFC Type A and Type B and Buck-Boost Converter theory.

Chapter 3: Methodology and Block diagram presents the methodology used in the execution of the Contactless interface module in the Reader IC using Buck-Boost Converter. It also consists of block diagram, that gives the step-by-step process in the implementation same.

Chapter 4: Specifications and Design involves design values of Buck-Boost Converter and also various tools, languages used to bring up the project.

Chapter 5:Implementation and Simulation provides the Contactless Interface module code flow and simulation details of Buck-Boost Converter.

Chapter 6: Results and Discussion discusses about the simulation result of NFC Type-A and Type-B transmission with NFC Reader IC and also the simulation results of the Buck-Boost Converter.

Chapter 7: Conclusion & Future Scope includes the overall conclusion drawn from the project and the future works that can be carried out.

1.6 Summary

This chapter briefs the introduction of the project, that includes the overview of the project, specific details, literature survey of the project that gives the cons of the project and motivation to take up the project, problem definition, and objectives and scope of the project. It also includes the organisation of the report.

CHAPTER 2

CONTACTLESS INTERFACE

This chapter describes the theory and underlying concepts of Contactless Interface, with the help of NFC technology.

2.1 NFC

NFC is based on inductive-coupling. NFC tasks using magnetic induction between two loop antennas found within each other's near field. NFC operates at 13.56 MHz and provides a data transmission rate of 106 kbit/s - 848 kbit/s within a distance of approximately 11 cm. NFC has two modes of operation mainly[3], Shana

- Active mode: In Active mode of communication, both devices with NFC chip generates an electromagnetic field and exchange data.
- Passive mode: In Passive mode of communication, there is only one active device and the other uses that filed to exchange information

An overview of NFC domain is as shown in figure 2.1



Figure 2.1: NFC Technology

ISO ensures that product or services are safe. Two important ISO certifications of NFC certifications ISO/IEC 18092 and ISO/IEC 14443. The first one defines communication modes for Near Field Communication Interface and Protocol. And second one is for identification of cards or objects for international interchange.

2.2 NFC operation modes

There are three operating modes, reader/writer, peer-to-peer, and card emulation.

2.2.1 Reader/Writer Mode

The NFC gadget serves as a reader for NFC tags, which includes RFID tags and contactless smart cards. By using the collision evasion mechanism, it quickly locates a tag that is nearby. Using read/write mode actions, an application running on an NFC device can read data from and write to the identified tag[2]. In the reader/writer mode, an NFC-enabled mobile phone communicates with an NFC tag with the goal of either reading or writing data to those tags. It distinguishes between two modes: writer mode and reader mode. As seen in figure 2.2, it internally distinguishes between two modes that is, reader mode and writer mode.

Reader/Writer Mode Applications:

 Poster clever Advertising materials or posters containing NFC tags are referred to as "smart posters"[2]. These tags could include several forms of information, such a URL address, a couponing service, an SMS service, etc. The reader/writer mode is most frequently used for smart posters[2].

 $T_{\rm III}$

- ii) Remote marketing
- iii) Online shopping
- iv) Mobile social such as social networking, location based services and inverter.





2.2.2 Peer To Peer Mode

Peer-to-peer mode allows two NFC-enabled mobile devices to share data of any kind, including text messages. There are two standardized solutions for peer-to-peer: LLCP and NFCIP-1. The initiator target paradigm, in which the initiator and the target devices are described before the communication starts, is surpassed by NFCIP-1. However, the devices used for LLCP communication are the same. After the initial handshake, the application executing in the application layer makes the decision[2]. Both devices must be in active mode through peer-to-peer connectivity in order to power the integrated mobile phones, as indicated in figure 2.3. Data are dispatched over a bidirectional half duplex channel, where one device will transmitting, another will listen and it starts transmit data back once the first finishes.

Peer To Peer Mode Applications:

- Data Exchange A mobile device may securely store sensitive data, and peer-to-peer mode is used to exchange it with other authorised users[3]. Users will feel comfortable using NFC technology to share sensitive information because the transmission takes place over a small distance. Additional security measures must be offered as well as higher levels of security needs are established[3].
- ii) Transfer of Funds On NFC mobile devices, two users can transfer money between wallets. Gifts, discounts, and tickets can all be used as exchangeable items[3].
- iii) Social Networking: Peer-to-peer mode has produced fewer apps than other operating modes up to this point. Peer-to-peer mode is typically used for file transfers, networking, and device pairing. The mode might be used, for example, to pair Bluetooth devices, trade business cards, or meet new people online. Peer-to-peer mode makes it simple for two devices to exchange data. Secure data exchange between two NFC-compatible devices is possible thanks to the ease of data transfer. Data may be transferred between NFC devices in a matter of centimetres, making the exchange of sensitive information a potential future use for this technology[3]. NFC phones gain quality functionality from the peer-to-peer mode. When brought into close proximity in this mode, two NFC phones can exchange data. By moving NFC-capable phones close to one another, for instance, two business partners can exchange virtual business cards. NFC connections are frequently used to configure Bluetooth pairing or Wi-Fi configuration, that is a

connection handoff to other common technologies. The device may use Bluetooth or Wi-Fi connections after a successful setup[3].



Figure 2.3: Peer-to-Peer Mode

2.2.3 Card Emulation Mode

Card emulation mode provides the opportunity for an NFC enabled mobile device to function as a contactless smart card as shown in the figure 2.4. The card emulation mode allows a mobile device with NFC to function as a contactless smart card. Numerous contactless smart card apps can be stored inside a smart card via mobile devices. Credit cards, loyalty cards, debit cards, transportation cards, and access cards are the best examples. The requirement to carry the cards is eliminated by card emulation mode. One might assume in the near future people may carry NFC-enabled phones to do daily tasks rather than to increase mobility. All tickets, credit cards, and other items could be integrated on mobile devices. There will therefore be plenty options in the future to incorporate commonplace items into NFC-enabled phones[3].

Card Emulation Mode Applications:

- i) Payment NFC payment applications come in a variety of forms. The use of credit and debit cards, that is activated by NFC readers, is without a doubt the most significant payment application. There are additional ways to use NFC for payment, including storing and using gift cards and vouchers.
- At payment locations, loyalty points is earned. These points can then be redeemed for gifts or free shopping. Additionally, NFC readers utilising this operating mode can utilise coupons that have been downloaded using smart posters in reader/writer mode.
- iii) There are numerous ways to implement use cases for ticketing. Users can save many ticket kinds, including those that have been downloaded using smart posters or another manner in the past, including theatre, bus, and aircraft tickets. Through card emulation

mode, these tickets can then be utilised at turnstiles or validation points. You can also save and utilise prepaid or monthly tickets cards.

- iv) Users can keep access control objects in mobile devices thanks to access control use cases. Electronic keys for automobiles, buildings, safes, and hotel rooms are a few examples of these situations. An intriguing use case for OTA technology is hotel check-in, that enables the room key to be obtained before arriving at hotel and checking room. Therefore, in this situation, there is no necessity to linger at the reception after arriving.
- v) Services for Identity Storing identity based particulars on mobile devices and allowing authorised personnel access to it is another intriguing application for this approach.



2.3 Working of NFC

NFC uses a frequency of 13.56MHz, it is contactless communication technology designed for data exchange between the devices by a simple tap. Passive mode NFC communication is used. Mainly three tasks are involved in establishing NFC communication.

- The necessary power required for communication is provided by the RF field of NFC reader, the tag/ card gets energized by inductive coupling.
- By modulating the RF field, reader can send information to tag/card.
- The reader receives information from tag/card by sensing load modulation of filed generated by tag/card

2.4 Contactless Interface

The phrase "contactless technology" is frequently used to refer to a group of technologies that were first created to aid with object identification. Access control, inventory management, data interchange, contactless point-of-sale payments, and toll collecting are just a few of the new uses that this technology has found.

2.4.1 NFC Type – A

NFC communication technology uses different coding for signalling and load modulation. Communication protocol used is compliant to the ISO/IEC 14443 Type A standard. Establishment of communication between reader and card involves the following steps.

- NFC uses the modulation principle of ASK 100% of the RF field.
- The subcarrier is modulated using OOK

2.4.1.1 Polling Cycle

- The reader sends frequent request commands, to detect the tag/card present in the operating field. The request command is REQA or WUPA
- The reader polls the card for every 5ms.
- The card present in the unmodulated RF field, accept request within 5ms. Then sends response to the reader.
- The card responds with ATQA (Answer to request Type A) command.

2.4.1.2 Type-A card states

The figure 2.5 specifies all possible state transitions.

Following are the states;

• Power off state:

Card present in this state when it is not powered by the reader.

• Idle state:

In this state, card is powered and listens for commands and on REQA and WUPA command enters next state

• Ready state:

Once card enters this state bit frame anti-collision applied and cascade levels are handled to get UID of the card/tag. Then selects the card with SEL command there by enters active state.



Figure 2.5: PICC Type A State Diagram

• Active state:

The card compliant to ISO-IEC 14443-4 accepts the protocol activation commands, otherwise continues with non ISO-IEC 14443-4.

• Halt state:

Cards enter the state on receiving HALT command. In this state card responds only to WUPA commands.

• READY* state:

Similar to the READY state is the READY* state. The distinctions are shown in Figure 2.5 The anti-collision bit frame approach is used. Level cascades are managed inside a known UID. • ACTIVE* state:

The ACTIVE state and the ACTIVE* state are similar. The distinctions are listed in Figure 2.5. If the PICC complies to ISO/IEC 14443-4, it is prepared to take the RATS protocol activation command, which is defined in ISO/IEC 14443-4; otherwise, it may continue with a protocol that is not compliant with ISO/IEC 14443-4.

• PROTOCOL state:

The PICC behaves in accordance with ISO/IEC 14443-4 in the PROTOCOL state.

The following symbols apply for the above state diagram:

| AC | \rightarrow ANTICOLLISION command |
|----------|--|
| nAC | → ANTICOLLISION command |
| SELECT | → SELECT command (matched UID) |
| nSELECT | → SELECT command (not matched UID) |
| RATS | → RATS command |
| DESELECT | → DESELECT command |
| Error | → tr <mark>ansmission error detected or unexpe</mark> cted frame |

2.4.1.3 Reader Mode: Multiple Card Resolution & Single Card Activation

Multiple card resolution also called as anti-collision resolution. The reader is designed to identify collision when at least two cards simultaneously transmits bit patterns that is shown in the figure 2.6.

Anti-collision loop consists following commands

- Select code command SEL that is of 1 byte, specifies cascade level.
- Number of valid bits that is of 1byte
- UID CLn of 0 to 40 bits according to value of number of valid bits.

Algorithm to anti-collision:

Step: 1

Reader allots select command SEL with code selected for anti-collision cascade level

Step: 2

Reader allots number of valid bits with value 20, this enables all cards present RF field which respond with a UID CLn.

Step: 3

Reader transmits the anti-collision command (NVB+ SEL).

Step: 4

Cards present in RF field responds with a complete UID CLn.

Step: 5

In case multiple card responds, a collision between cards occurs, if not directly goes to step

6 to 10

Step: 6

Reader identify the position first of collision.

Step: 7

Updating number of valid bits as NVB=20+coll

Step: 8

Reader transmits anti-collision command as SEL+NVB+CID CLn

Step: 9

Card that has part of UID CLn equal to valid bits which are transmitted by reader, transmit UID remaining bits.

Step: 10

In case further collision arises step6 to 9 is repeated and maximum number of loops as specified by ISO 14443 is 32.

Step: 11

If no further collision, reader allots NVB=70 that defines after collision selected cards complete UID is transmitted by reader.

Step: 12

Reader transmits SEL+NVB+UID CLn+CRCA

Step: 13

Card whose UID CLn matches responds with SAK (Select to acknowledge)

After selection of the card, reader activates the card by applying protocol setting.



Figure 2.6: Anti-collision algorithm

2.4.2 NFC Type – B

NFC-B and RFID Type B communication are equivalent. Type B uses Manchester encoding as opposed to Miller encoding. Amplitude modulation is set at 10%, that means that the difference from 90% for low to 100% for high equals 10%.

2.4.2.1 Type-B card states

The figure 2.7 specifies all possible state transitions.

1. POWER OFF state:

The PICC is not powered by PCD operating field when it is in the POWER-OFF state.



Figure 2.7: PICC Type B state diagram

| AFI | \rightarrow | matched AFI |
|---------------|---------------|---|
| nAFI | \rightarrow | unmatched AFI |
| Slot-MARKER | \rightarrow | Slot-MARKER command with matched slot number |
| nSlot-MARKER | \rightarrow | Slot-MARKER command with unmatched slot number |
| HLTB(PUPI) | \rightarrow | HLTB command with matched PUPI |
| HLTB(nPUPI) | \rightarrow | HLTB command with unmatched PUPI |
| ATTRIB(PUPI) | \rightarrow | ATTRIB command with matched PUPI |
| ATTRIB(nPUPI) | \rightarrow | ATTRIB command with unmatched PUPI |
| Error | \rightarrow | transmission error detected or unexpected frame |
| | - | |

2. IDLE state:

The PICC is powered while in the IDLE state. It is able to distinguish REQB and WUPB commands while listening for frames.

cikshana o

3. READY REQUESTED sub-state:

The PICC powered up and in the READY-REQUESTED sub-state after receiving a valid WUPB or REQB command with the control parameter N. As stated in 7.6, the PICC possesses a random number R that is utilised to regulate its subsequent of operation. It listens for frames and must understand the commands REQB, WUPB, and Slot-MARKER.

4. READY DECLARED sub-state:

The PICC powered up and has transmitted its ATQB in response to last legitimate REQB/Slot-MARKER/WUPB instruction received while it is in the READY-DECLARED sub-state. It listens for frames and must understand the instructions REQB/WUPB, ATTRIB, and HLTB.

5. PROTOCOL state

The PICC powered up and has responded to the command ATTRIB in the PROTOCOL state. The PICC must operate in accordance with ISO/IEC 14443-4 if the 14443-4 protocol was chosen for it using the ATTRIB command; otherwise, it may proceed with a different protocol.

6. HALT state

The PICC is powered during the HALT state. It is able to detect WUPB commands and listen for frames.

2.5 Buck-Boost Converter

A DC to DC converter, the buck boost converter is depicted in figure 2.8. The DC to DC converter's output voltage is either less than or greater than the input voltage. The duty cycle affects the magnitude's output voltage. Because of the comparable step up and step down transformer, these converters are also referred to as step up and step down transformers. Step-up/step-down processes are used to increase or decrease the input voltages by a certain amount. The input power and output power are equivalent when employing the low conversion energy.



The magnitude of the output voltage may be greater or less than that of the input voltage. The fly back circuit is equivalent to the buck boost converter, that substitutes a single inductor for the transformer. The buck boost converter has two different types of converters: the buck converter and the boost converter. These converters have an output voltage range that is greater than the input voltage[13].

2.6 Summary

This chapter gives the basic knowledge of NFC system, different modes of NFC, underlying concepts of Contactless Interface mainly NFC Type A and Type B and Buck-Boost Converter theory.

CHAPTER 3 METHODOLOGY AND BLOCK DIAGRAM

This chapter describes the methodology and block diagram in detail for contactless interface using NFC Reader IC.

3.1 Methodology

NFC Reader IC will make use of roughly 5V to 7V to power up. In particular CLIF module will make use of 1.5V to 5.7V. When card is placed at the nearest possible, CLIF module will use 1.5V and at the maximum distance 5.7V is being used. To get the desired Voltage requirement Buck-Boost converter is incorporated. A brief methodology is shown in the figure 3.1



Figure 3.1: Methodology

To ensure that the NFC Type-A and Type-B Contactless Interface unit working properly without any flaws, it is necessary to validate the functionality with the help of Varieties of test scenarios. The test cases are developed on Eclipse IDE platform. The functionality of the CLIF NFC unit is substantiated by the Resister Transfer Level simulation tool provided by Cadence.

Following are the steps of CLIF module validating:

- Open the Eclipse IDE
- Import the project
- Select the appropriate build targets
- Open WinSCP and select particular files
- Trigger the RTL in Cadence

3.2 Block Diagram

NFC works using Polling device and Listening device. Reader/Write mode is used in the project. NFC Reader IC acts as a Polling device and cards acts as a Listening device. Polling device is also called as proximity coupling device and listening device is also called as proximity card or object[7]. Transfer of data packets happens between PCD and PICC that is shown in the figure 3.2.



Figure 3.2: NFC Overview

The Dc Input to the NFC Reader IC can vary from 5V to 7V. Based on the input, converter is chosen either to go through step down of voltage or step up of voltage. Contactless Interface module will detail about Transmission protocols and functionality. Overall Block Diagram is shown in the figure 3.3.



Figure 3.3: Block Diagram

Input DC voltage is provided to the NFC Reader IC. Buck-Boost gives required voltage to the Contactless module based on the Card placement near Reader IC. Card is placed in a proximity distance to the Reader. Internally magnetic Induction takes place between two antennas. Contactless Interface is compatible to the NFC Type-A and Type-B cards with all the transition states and activation sequence and anticollision techniques.

3.3 Summary

This chapter presents the methodology used in the execution of the Contactless interface module in the Reader IC using Buck-Boost Converter. It also consists of block diagram, that gives the step-by-step process in the implementation same.

CHAPTER 4

SPECIFICATIONS AND DESIGN

The chapter deals with the design and various tools that will provide efficient result.

4.1 Design of Buck-Boost Converter

Buck-Boost Converter is designed using the below shown table 4.1

| | Sl.no | Parameter | Value |
|---|-------|---------------------|--------|
| | 4 | Supply Voltage | 5V |
| 2 | 2 | Output Voltage | 1.5V |
| 2 | 3 | Switching Frequency | 100KHz |
| 1 | 4 | Output Current | 1.5A |

| -iVS | han |
|--------------------------|--------------------------|
| Table 4.1: Specification | for Buck-Boost Converter |

The Duty Cycle is calculated using Equation (4.1)

$$\frac{V_{out}}{V_{in}} = \frac{D}{1-D}$$

$$\frac{1.5}{5} = \frac{D}{1-D}$$

$$D = 23\%$$
(4.1)

Determining Inductor value(L) using Equation (4.2)

$$L = \frac{V_S D}{f \Delta i_L}$$

$$= 3.45 \text{uH}$$
(4.2)

•

Determining Capacitor value(C) using Equation (4.3)

$$C = \frac{V_o D}{f \Delta V_o R}$$

$$= 34.5 \mathrm{uF}$$
(4.3)

Calculating Resistor value(R) using Equation (4.4)

$$R = \frac{V_o}{I_o}$$
(4.4)
= 10 hms

4.2 Tools Required

Following are the tools required to build the contactless Interface module and to validate.

4.2.1 Tortoise SVN

As shown in figure 4.1, TortoiseSVN is a Subversion client that is implemented as a Microsoft Windows shell extension to assist programmers in managing various versions of the source code for programmes. Under the terms of the GNU General Public License, it is free software.

| Irandations I Support/Dors | Cither tools I S | - | |
|-----------------------------|----------------------|---|--|
| K SVN Update | | | 🔉 TortoiseMerge 💿 🕒 💽 |
| SVN Commit | | F | File Edit View Merge Help |
| SVN Check for modifications | | | 谢 🛛 🖉 🏳 (★ ‡ ☆ 尋) 🗸 👖 ≠ 8 🔃 🦻 |
| TortoiseSVN | ≗a Show log | | code1.f : Working Base ^ code1.f : Working Copy ^ |
| 7 | Repo-browser | | 1 |
| | 🚯 Revision graph | | 2 ·····program main 2 ·····program main |
| | & Resolved | | 3 ····· 3 ····· 3 ····· 3 ····· 4 ·····parameter(ix=21, iy=21) |
| | C Undate to revision | | 5 |
| | Rename | | 6 · · · · · dimension · x (ix, jy), · y (ix, jy) 6 · · · · · · dimension · x (ix, jy), · y (ix, jy) |
| | × Delete | | 8 CSimple Example Program for VVCS- 8 CSimple Example Program for VVCS- |
| | S Revert | | 9 9 |
| | 💙 Clean up | | |
| | Get lock | | and the second s |
| | 2 Pelease lock | | |
| | | | -14 |
| | P Branch/tag | | 15 ·····jj ·= ·17 15 ·····jj ·= ·17 |
| | Switch | | 16 ·····do·i=1,ii 16 ·····do·i=1,ii |
| | X Marga | | 17 ·····do·j=1,jj 17 ·····do·j=1,jj |
| | Werge | | -18 |
| | Export | | <pre></pre> |
| | Relocate | | 20 ·····enddo 20 ·····enddo |
| | Add | | 21 enddo 21 enddo 22 22 |
| | Screate patch | | 23 23 23 24 · · · · · end |
| | Apply patch | | 25 25 |
| | Apply patch | | * |
| | and Properties | | |
| | ? Help | | |
| | Settings | | 11. 33 |
| | - Seturgs | F | For Help, press F1. Scroll horizontally with Ctrl-Scrollwheel Left View: - 6 Right View: + 6 Conflicts: 0 |
| | ADOUT | | |

Figure 4.1: Tortoise SVN
4.2.2 Tortoise Git

Based on TortoiseSVN, TortoiseGit is a Windows Shell interface for Git. It is open source and may be completely built with the free software depicted in figure 4.2. TortoiseGit offers help through routine operations including committing, presenting logs, diffing two versions, establishing branches and tags, and writing patches.



4.2.3 Eclipse IDE:

As seen in figure 4.3, the C/C++ Development Toolkit (CDT) is a group of Eclipse-based tools that enables users to develop, edit, explore, build, and debug projects that use the C and/or C++ programming languages. The CDT provides the frameworks that enable such tools to be integrated in a consistent manner, but it does not come with the compilers and debuggers required to translate C/C++ code into executable programmes and to debug such programmes. This enables you to combine and match such products based on the demands of your project.

| " - 🔛 🔞 🖨 eclipse - 🗛 🗚 🔠 default - | 88 - 88 - 1 | P . 0 . 4 . 5 | . 6 4 . 6 | - 0 = 1 0 - 1 | · • • | ♦ 9) • 8) • 9 | • • • • • | | Quick Acors | |
|---|----------------------|--|-------------------|-------------------------|--|-----------------------|---------------|--|--------------------------|-------------|
| Project II 🔄 Code T 👌 Type Hi 👔 Trace C 🤍 C | top.v | 1 uart_debug_if.v | P "uart_tb.sv II | a code_factory_templa | te_example.ftl | | ÷ 8 | B Out # Ty # UV | Co to Des H to V | /er ⇔ c |
| e 😰 🤹 | 1 module | ALC: NOT THE OWNER WATER | | | | | 1 | 0 | - 1. 11 - 18 | . 15 m r |
| cdn_busmatrix | 1 | International statements | | | | | | E Juym ref flow 1.1] | -top apb subsystem top | apb subsys |
| > cdn_chip | 5 reg | ['UART_ADDR_WIDTH-1: | 01 wh adr 1; | | | | | Filter by hierarchical na | ame port | 1 |
| P 💩 dma | 6 reg | [3:0] ier; | | | | | | ar anh cubratam to | | |
| > gpio | 8 reg | [1:8] fcr; | | | | | | apu_suosystem_tt abbi_m0; abb_i | | |
| > mem_wrap | 9 reg | [4:0] mcr; [7:0] lcr; | | | | | | G wart so wart if | | |
| P es misc | 11 reg | [7:8] msr; | | | | | | Guart struart if | 4 | |
| The pencares | 12 reg | UART FIFO COUNTER | -1:0] of count: | | | | | O soi strani if | | |
| ethmac | 14 reg | UART FIFO COUNTER | W-1:0 tf_count1 | | | | - | apio s0: apio i | e | |
| P 🕞 or1200 | 16 reg | [3:8] rstate; | | | | | | O uart into: uart | ctrl internal if | |
| P tesspi | 17 18 Feg | clk: | | | | | | O uart int1: uart | ctrl internal if | |
| w so uarciosso | 10 Nar | t_debug_if dut t | | D. | | | | 🗯 apbi mo : apb i | ar . | |
| > p-assertions | 29 21 | .wb_adr_1(wb_adr_1), | .01. | - | | | | O [PD:PDcore] i | apb_subsystem:apb_sub | bsystem_0 |
| b o be | 22 | .ierfier), | | | | | | O [PD : PDcore] | i_ahb2apb:ahb2apb | |
| h collist | 24 | ferlfer), | | | | | | C [PD : PDcore] | i_spi:spi_top | |
| Y and | 25 | .lertler). | | | | | | 🕼 clgen : spi | _clgen | |
| S raminfr v | 27 | .marinsr). | | | | | | 🛱 shift : spi | shift | |
| P timescale.v | 20 29 | .rf_count[rf_count], | | | | | | TO [PD : PDcore] | i_oc_uart0:uart_top | |
| V uart debug if.v | 30 | itf count(tf count), | | | | | | O wb_interfa | ace:uart_wb | |
| 9 wart defines v | 32 | (rstate(rstate) | | | | | | | regs | |
| 1 uart receiver.v | 33 11 | | | | | | | V 🖸 transmi | itter:uart_transmitter | |
| To wart, regs.v | 35 ini | tial | | | | | | v Q fifo_ | tx:uart_tfifo | |
| 1 uart_rfifo.v | 36 Beg 37 | wb_adr_1 = 0; | | | | | _ | Qth | fo:raminfr | |
| to uart_sync_flops.v | 30 | ier = 0; | | | | | - | Qijuart | sync_flops:uart_sync_flo | ADS. |
| 1 uart_tb.sv | (C) | 7.15271 | | - 18 | | | | © receiver | ::uart_receiver | |
| Suart_thito.v | 🕨 🕷 non-ti | op-files | | | | | | C C | rx: cart miro | |
| D wart_top.v | Proble a | Tasks # Macros = Co | verag 🥪 Checks 🚍 | Lavers & UVM Se 3+ Ca | Il Hier Console II | Progres C | fil inspect 3 | | | |
| S wart why | | | | | | | File name | uart top.v | 60. | |
| b on sim | Districtore of B | ulid Concolo For project | un cof Dour 1 1 | | | | Project: | uvm ref_flow_1 | 1.1 | Annand June |
| 2 lin sun | IDVITclinter | p] Defined build conf | ig var 'UVM REF H | OME=/home/amig/dvt pred | efined projects tar | get/uvm ref flow 1.1 | System pat | th: /home/amig/dvt | t_predefined_projects | target/uv |
| P mac pcm.v | [DVTTclInter | pl Defined build conf | ig var 'DVT PROJE | CT_LOC=/home/amig/dvt_p | redefined projects | target/uvm_ref_flow_ | Path in pr | oject: designs/socw/u | rt1/rt1_1pw/opencores. | /uart16558/ |
| mac veneer.v | TCL load | upf /home/amig/dvt_p | redefined project | s target/uvm ref flow 1 | .1/upf/testbench.up | f @ 5 : sourcing /hor | Compile s | ntax: Verilog_2001 | | |
| mac.irunargs | TCL done TCL done | /home/amig/dvt prede /home/amig/dvt prede | fined projects ta | rget/uvm ref flow 1.1/. | /upt/aph_subsystem. of/testbench.upf [] | 9 ms] | Compile 1 | 278 | | |
| de oc spi.f | *** Done Pow | er Format build [1s.8 | 8485] *** | | and the second sec | 102953N | | | | |
| 1 oc_spi.irunargs | *** Start ad | ding/validating the D | VT Auto-Linked re | sources *** | | | | | | |
| 🔒 oc_uart.f | *** Done add | ing/validating the DV | T Auto-Linked res | ources [49 ms] *** | | | | | | |
| Soc_uart.irunargs | al and all | via (1996 1958-19989) | | | | | c | | | |
| | 10 | | | | | | 1998 (c) | | | |

Figure 4.3: Eclipse IDE

4.2.4 Cadence Simvision

The most popular technique for confirming the accuracy of digital IC designs is RTL (Register Transfer Level) simulation. RTL simulation is very time-consuming when modelling a big IC design with complex internal characteristics (such as CPU cores running embedded software), as seen in figure 4.4.

| 😸 Waveform 1 - SimVision | | | |
|---|-----------|---------------|---------------------------|
| Eile Edit View Explore Format Simulation Windows Help | | | cādence" |
| No 🗞 💫 🖉 🕹 🛍 🖄 📜 🗊 🗇 💷 🕅 | | ∛ | 💠 Send To: 🗽 🛠 🖳 📾 🛄 📰 📰 |
| Search Names: Signal • Search Times: Value • | 🖬 Ma Ma | | |
| 📙 TimeA 🕶 = 158 🗖 ns 🕶 🛼 🖕 🚽 🔛 - 💷 🖾 🖙 🖙 😭 👄 | 318ns + 0 | | Time: 🖓 0 : 318ns 🗖 🔜 🏥 🛱 |
| Baseline = 0 Baseline = 158ns Baseline = 0 | | TimeA = 158ns | |
| All Name - Cursor - 0 | 100ns | 200ns | 300ns |
| B Count[3:0] *h 3 x 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 | | | |
| | | | |
| | | | |
| 🐨 – 🔤 📲 🚺 👘 | wwwwwwww | wwwwwwww | <u></u> |
| reset 3 | | | |
| | | | |
| Console - SimVision | | | |
| Elle Edit ⊻lew Simulation Windows Help | cādence | | |
| 😼 🐄 🔏 🗋 🏠 🗶 Text Search: 🗖 🖍 🔐 | | | |
| 🕨 - 💷 📧 🔛 📪 🖏 📾 318ns + 0 | 🕿 💿 💷 | | |
| Time = 298 Count = 0101 Time = 302 Count = 0110 | 1 | | |
| Time = 306 Count = 0111 Time = 310 Count = 1000 | | | |
| Time = 314 Count = 1001 Simulation complete via \$finish(1) at time 318 NS + 0 | | | |
| ncsim> run | | | |
| | | | |
| SimVision [simulator] | | | |
| | | | <u>_</u> |
| 0 | | | 6 objects selected |

Figure 4.4: Cadence

4.3 Summary

This chapter involves design values of Buck-Boost Converter and also various tools, languages used to bring up the project.

CHAPTER 5

IMPLEMENTATION AND SIMULATION ANALYSIS

As discussed before Reader side is called as PCD and Card side is called as PICC. NFC Reader source code is implemented in the Eclipse IDE and built the required binaries. Card is being virtual here and tcl scripts acts as a Card. Communication of NFC Reader and Card is seen using Cadence Platform through RTL. Overview is shown in the figure 5.1



5.1 Implementation

Code of NFC Reader is written in C language. In the Eclipse IDE platform, we have a flexibility in building particular module using appropriate build target. Therefore, once after the IC boots up, it does all the dependencies initialization followed by loading RF related parameter as shown in the figure 5.2. Later it checks for the card type and does all activation sequence and anticollision detection. Once both acknowledge each other data packets transfer takes place. Once the exchange of data packets done RF filed will go Off. Card responded through tcl scripts.



- Open the Eclipse IDE
- Import the project
- Select the appropriate build targets
- Open WinSCP and select particular files
- Trigger the RTL in Cadence

5.2 Simulation of Buck-Boost Converter

Buck-Boost Converter is simulated in the PSIM software by defined parameters is shown in the figure 5.3. Inductor and Capacitor being storing elements. When the switch is closed Inductor stores the charge as long as the switch is closed. When switch opens it discharges to the load. For example if the duty cycle is 30%, duration of switch being closed is less than switch being open, the charge stored in the inductor is less, therefore it results in stepping down the voltage. Similarly, if the duty cycle is 70%, duration of switch being closed is more than the switch being open, the charge stored in the inductor is more this time, therefor it results in stepping up the voltage.



5.3 Summary

This Chapter provides the Contactless Interface module code flow and simulation details of Buck-Boost Converter.

CHAPTER 6

RESULTS AND DISCUSSIONS

This chapter briefly discusses about the simulation of Contactless Interface module between the NFC Reader IC and Type-A, Type-B cards. Also discusses the simulation results obtained in the PSIM software for Buck-Boost Converter.

6.1 NFC RF ON

NFC Reader IC once after the Boot up loads the application configurations. Here since the application is dependent on Radio Frequency, NFC Reader IC loads the RF configuration to start the communication within the proximity of cards. RF turns on after interrupt request toggles and RF will be kept continuously on until the exchange of data. RF will get turned off if the system goes to low power mode or any.



Figure 6.1: RF ON

6.2 NFC Type-A

NFC Type A Card and NFC Reader is compliant to ISO/IEC 14443 and has used Miller encoding. Command response between the NFC Reader IC and Type-A card is shown in the figure 6.2 and multiple data packets transfer is shown in figure 6.3





6.3 NFC Type-B

NFC Type B Card and NFC Reader is compliant to ISO/IEC 14443 and has used Manchester encoding. Command response between the NFC Reader IC and Type-B card is shown in the figure 6.4 and multiple data packets transfer is shown in figure 6.5





6.4 Buck-Boost Converter simulation result

The simulation circuit is discussed in Chapter 5, and the results are included in the following section.

The output voltage, inductor current, capacitor current, voltage across the switch, diode current are shown in the figure 6.6. Inductor helps in storing the charge during the switch is closed. The stored charge is discharged to the capacitor by making use of free wheeling diode to result in high voltage than given input voltage. Voltage across the switch reflects the switch being turned on and off time.



Figure 6.6: Vo, iL,iC,Vswitch,iD vs time

For the input of 5V, contactless interface module was expecting the output voltage of 1.5V since the card was placed right above the reader. The output voltage absorbed across the load is almost same as expected that is shown in the figure 6.7. Voltage required by the reader for the exchange of data when the card is just above the reader is very minimal.



The current drawn by the reader to produce the active field is around 1.5A during the card is placed at the minimum distance to the reader. NFC Reader IC being active device, the card makes use of the filed produced by the reader to power up and transmits the data. The output current is almost equal to the 1.5A that is shown in the figure 6.8.





6.5 Summary

This chapter discusses about the simulation result of NFC Type-A and Type-B transmission with NFC Reader IC and also the simulation results of the Buck-Boost Converter.

CHAPTER 7

CONCLUSION AND FUTURE SCOPE

NFC is short-range wireless connectivity technology that has evolved from a combination of existing contactless identification and interconnection technologies, that works within a distance of 4cm approximately. NFC market is expected to grow from 18 billion USD (2020) to 34.9 billion USD by 2025. The main use cases of NFC are in mobile commerce and usage of wearable technology.

Applications in reader/writer mode can improve the user's mobility and reduce physical effort. Therefore, here in the project will detail about the Transmission protocols for the reader/write mode. NFC enables users to perform intuitive, safe, contactless transactions, access digital content and connect electronic devices simply by touching or bringing devices into close proximity.

7.1 Conclusion

- The development of an NFC system to operate in contactless interface was carried out using Eclipse IDE. Anticollision technique and selection procedure was incorporated in the source code of NFC Reader IC. A test framework to validate the functionality of the NFC Type-A and Type-B was developed in the Cadence platform.
- NFC Reader IC will make use of supply either 5V or 7V. Contactless Interface module requires supply from 1.5V to 5.7V depending the placement of card near reader. Therefore, Buck-Boost Converter was used to get that flexible supply. The simulation was carried out using PSIM software, expected output voltage was 1.5V and obtained output voltage was 1.4V

7.2 Future Scope

NFC Type A and B would allow all the users to make payments straightforwardly by tapping mobile phones with reader like debit card or credit card transactions. It can also be used in Numerous banks, mobile operators and companies.

REFERENCES

- [1] M. S. Chishti, C. T. King and A. Banerjee, "Exploring Half-Duplex Communication of NFC Read/Write Mode for Secure Multi-Factor Authentication," 2021 in IEEE Access, vol. 9, New Delhi, pp. 6344-6357, doi: 10.1109/ACCESS.2020.3048711.
- [2] Bhoomika. P, Tabitha Janumala, "Operating Modes of Near Field Communication", Research article in 2020, vol. 10, Bangalore, ISSN 2321 3361 2020 IJESC
- [3] A. Albattah, Y. Alghofaili and S. Elkhediri, "NFC Technology: Assessment Effective of Security towards Protecting NFC Devices & Services," 2020 International Conference on Computing and Information Technology (ICCIT-1441), 2020, Tabuk, Saudi Arabia pp. 1-5, doi: 10.1109/ICCIT-144147971.2020.9213758.
- [4] Cards Contactless integrated circuit cards Proximity cards Part 3: Initialization and anticollision ISO/IEC 14443-3:2016 Identification
- [5] Cards and security devices for personal identification Contactless proximity objects Part 4: Transmission protocol ISO/IEC 14443-4:2018
- [6] Beibei Wang, Liji Wu, Xiangming Zhan, "A High Efficiency Energy Transmission Circuit for 13.56MHz Contactless Financial IC Card" at International Conference on Solid-State and Integrated Circuit Technology in 2013, Xi'an, China DOI: 10.1109/ICSICT.2012.6467583 IEEE
- [7] Shrief Rizkalla, Ralph Prestros, Christoph F. Mecklenbrauker, "Analyzing and Improving Inductive Coupling Frame-based HF RFID Cards" Published in: 2016 Loughborough Antennas & Propagation Conference (LAPC) at Loughborough, UK DOI: 10.1109/LAPC.2016.7807606 IEEE
- [8] Ching-Wen Yang and Chin-Lung Yang, "Analysis of Inductive Coupling Coils for Extending Distances of Efficient Wireless Power Transmission" Published in: 2013 IEEE MTT-S International Microwave Workshop Series on RF and Wireless Technologies for Biomedical and Healthcare Applications (IMWS-BIO) at Singapore, 2014, ISBN:978-1-4673-6096-8 DOI: 10.1109/IMWS-BIO.2013.6756177 IEEE
- [9] Md. Ashiqur Rahman, Sadman Sakib, Golam Sarowar, Md. Fahim Hasan Khan, Md. Zamilur Reza, "A Hybrid DC-DC Buck Converter for Very Low Voltage Gain at High Efficiency" Published in: 2017 IEEE Region 10 Humanitarian Technology Conference (R10-HTC), 2018 at Dhaka, Bangladesh ISSN: 2572-7621 DOI: 10.1109/R10-HTC.2017.8289056 IEEE
- [11] Ali, Ahmed H., RehamAbdellatifAbouhogail, Ibrahim F. Tarrad and Mohamed Ibrahim Youssef, "Security Analysis of NFC Technology Compared with other Mobile Wireless Technologies", November - December 2015, International Journal of Emerging Trends & Technology in Computer Science (IJETTCS), Volume 4, Issue 6, ISSN 2278-6856
- [12] S. Kolev, "Designing a NFC system," at 56th International Scientific Conference on Information, Communication and Energy Systems and Technologies (ICEST) at Sozopol, Bulgaria, 2021 pp. 111-113, doi: 10.1109/ICEST52640.2021.9483482.
- [13] Tihomir Brusev, "Buck-Boost DC-DC Converter Designed for PCB Applications", Published in: 2021 56th International Scientific Conference on Information, Communication and Energy Systems and Technologies (ICEST) at Sozopol, Bulgaria, 2021 DOI: 10.1109/ICEST52640.2021.9483556 IEEE

- [14] NXP report on accessory authentication: Todd Nuzum, "NFC for consumables and accessories", May 2018, AMF-SMC-T3036
- [15] Report A. Cavoukian, "Mobile Near Field Communications (NFC), tap'n Go, Keep it Secure and Private", Information and Privacy Commissioner of Ontario, Canada, 2012
- [16] V. Coskun, B. Ozdenizci, and K. Ok, "A survey on near _eld communication (NFC) technology," Wireless Pers. Commun., vol. 71, no. 3, pp. 2259_2294, 2013.
- [17] X. Chen, K. Choi, and K. Chae, ``A secure and ef_cient key authentication using bilinear pairing for NFC mobile payment service," *Wireless Pers. Commun.*, vol. 97, no. 1, pp. 1_17, Nov. 2017.
- [18] G. K. Verma and P. Tripathi, ``A digital security system with door lock system using RFID technology," *Int. J. Comput. Appl.*, vol. 5, no. 11, pp. 6_8, Aug. 2010.
- [19] W. Yoon and N. H. Vaidya, "RFID reader collision problem: Performance analysis and medium access,"Wireless Commun. Mobile Comput., vol. 12, no. 5, pp. 420_430, Apr. 2012.
- [20] S. Ghosh, A. Majumder, J. Goswami, A. Kumar, S. P. Mohanty, and B. K. Bhattacharyya, "Swing-pay: One card meets all user payment and identity needs: A digital card module using NFC and biometric authentication for peer-to-peer payment," *IEEE Consum. Electron. Mag.*, vol. 6, no. 1, pp. 82_93, Jan. 2017.
- [21] J.-S. Sheu, H.-N. Shou, F.-M. Luo, and G.-C. Zeng, "The realization of healthcare combined with Bluetooth and nfc technology," *Eng. Technol. Innov.*, vol. 4, pp. 22_24, Dec. 2016.
- [22] G. Xu, Q. Zhang, Y. Lu, L. Liu, D. Ji, S. Li, and Q. Liu, "Passive and wireless near field communication tag sensors for biochemical sensing with smartphone," *Sens. Actuators B, Chem.*, vol. 246, pp. 748_755, Jul. 2017.
- [23] N. N. Khah Razmi and A. B. Sangar, ``The use of NFC technology to record medical information in order to improve the quality of medical and treatment services," *Modern Appl. Sci.*, vol. 10, no. 6, p. 136, Apr. 2016.
- [24] D. Pigini and M. Conti, "NFC-based traceability in the food chain," Sustainability, vol. 9, no. 10, p. 1910, Oct. 2017.
- [25] S. M. Nasution, E. M. Husni, and A. I. Wuryandari, "Prototype of train ticketing application using near _eld communication (NFC) technology on Android device," in *Proc. Int. Conf. Syst. Eng. Technol. (ICSET)*, Sep. 2012, pp. 1_6.
- [26] H. Eun, H. Lee, and H. Oh, ``Conditional privacy preserving security protocol for NFC applications," *IEEE Trans. Consum. Electron.*, vol. 59, no. 1, pp. 153_160, Feb. 2013.
- [27] V. Odelu, A. K. Das, and A. Goswami, ``SEAP: Secure and efficient authentication protocol for NFC applications using pseudonyms," *IEEE Trans. Consum. Electron.*, vol. 62, no. 1, pp. 30_38, Feb. 2016.
- [28] J. Xu, K. Xue, Q. Yang, and P. Hong, "PSAP: Pseudonym-based secure authentication protocol for NFC applications," *IEEE Trans. Consum. Electron.*, vol. 64, no. 1, pp. 83_91, Feb. 2018.
- [29] A. Banerjee, M. S. Chishti, and G. Kumar, ``On exploring NFC for halfduplex communication in read/write mode," in *Proc. Int. Conf. Sel. Topics Mobile Wireless Netw. (MoWNeT)*, May 2017, pp. 1_8.
- [30] K. S. Leong, L. Ng, A. R. Grasso, and P. H. Cole, `Synchronization of rfid readers for dense rfid reader environments," in *Proc. Int. Symp. Appl. Internet Workshops*, Jan. 2006, pp. 51_54.
- [31] S. Guizani, "Relay attacks concerns in wireless ad hoc, sensors, and RFID networks," Wireless Commun.

Mobile Comput., vol. 16, no. 11, pp. 1431_1435, Aug. 2016.

- [32] Jing, H. C. and Wang, Y. E. (2008), 'Capacity Performance of an Inductively Coupled Near Field Communication System,' Proceedings of Antennas and Propagation Society International Symposium, ISBN: 978-1-4244-2041-4, 5-11 July 2008, San Diego, CA, 1-4.
- [33] P. Gope, R. Amin, S. K. Ha_zul Islam, N. Kumar, and V. K. Bhalla, ``Lightweight and privacy-preserving RFID authentication scheme for distributed IoT infrastructure with secure localization services for smartcity environment," *Future Gener. Comput. Syst.*, vol. 83, pp. 629_637, Jun. 2018.
- [34] Y. Lu, L. Li, H. Peng, and Y. Yang, ``A secure and ef_cient mutual authentication scheme for session initiation protocol," *Peer Netw. Appl.*, vol. 9, no. 2, pp. 449_459, Mar. 2016.
- [35] C.-J. Chae and H.-J. Cho, ``Enhanced secure device authentication algorithm in P2P-based smart farm system," *Peer-to-Peer Netw. Appl.*, vol. 11, no. 6, pp. 1230_1239, Nov. 2018.



APPENDIX A

PN5190 System Block Diagram



Initialization of Reader Library





© 2022 JETIR June 2022, Volume 9, Issue 6

www.jetir.org (ISSN-2349-5162)

JETIR.ORG ISSN: 2349-5162 | ESTD Year : 2014 | Monthly Issue JDURNAL OF EMERGING TECHNOLOGIES AND INNOVATIVE RESEARCH (JETIR)

An International Scholarly Open Access, Peer-reviewed, Refereed Journal

NFC Type-A Technology

¹Shrutha K V, ²Dr. S G Srivani

¹PG Student, ²Professor and Associate PG Dean ¹Electrical and Electronics Engineering, ¹RV College of Engineering, Bangalore, India

Abstract : Near Field Communication (NFC) is a minuscule wireless networking technology that ease making transactions, contact free payments, switching digital content, and connecting in a single tap to electronic devices. World has millions of contactless cards and readers, NFC is compatible with those all. NFC transmits data employing radio waves in the analogously as Bluetooth. NFC will make use of RFID (Radio-frequency identification) technology postulation that depend on electromagnetic induction to transport data. NFC operates at a frequency of 13.56 megahertz, with data transmission rates of 106, 212, or 424 kilobits per second, NFC Type A uses Miller encoding. NFC permits two way interactivity between electronic gadgets with additional security and intelligibility. Transmission protocol initialization and anticollision sequence have notable value in the Contactless Interface. The main motivation to take advantage of contactless solutions is the speed, which is on the whole appealing for low-value transactions in retail environments.

IndexTerms - NFC, Anticollision.

I. INTRODUCTION

NFC is a present day, minuscule wireless connectivity technology that grew from a combination of contactless identification and interconnection technologies. Sony and NXP Semiconductors (formerly Philips) jointly developed it. NFC is delineate to permit the exchange of various types of information, such as telephone numbers, MP3 files, pictures or digital authorizations between two NFC enabled devices like mobile phones, or between an NFC enabled mobile phone and compatible RFID (Radiofrequency identification) chip card or reader that are bear respectively. NFC is deliberated to be used as an access key to contents and services alike cashless payment and access control. NFC is grounded on inductive-coupling. NFC employs magnetic induction betwixt two loop antennas placed within each other's near field. NFC operates at 13.56 MHz and provides a data transmission rate of 106 kbit/s - 848 kbit/s within a distance of approximately 11 cm. NFC uses initiator and at the minimum one target device; the initiator diligently generates RF field that will power a passive target also called as a tag[1].

NFC is backward compatible with the Smart Card infrastructure based on ISO/IEC 14443 standard for proximity contactless smart cards as well as with the Sony FeliCa card standards. For the interchange of information betwixt two NFC devices, a new protocol evolved and defined in the ECMA-340 and ISO/IEC 18092 standards. NFC is extensively used across the globe for minuscule range communication with the application of low data rate. There are numerous modes, NFC compliant devices communicates. There are various types of NFC tags progressed for numerous applications as shown in the figure 1.1. To communicate signaling protocol has to exits. The signaling protocol provides two devices to communicate and exchange information. There are three signaling modes in NFC referred as Type-A, Type-B and Type-F[3].

II. NFC - TECHNOLOGY

NFC is based on inductive-coupling. NFC tasks using magnetic induction between two loop antennas finded within each other's near field. NFC operates at 13.56 MHz and provides a data transmission rate of 106 kbit/s - 848 kbit/s within a distance of approximately 11 cm. NFC has two modes of operation mainly,

- Active mode: In Active mode of communication, both devices with NFC chip generates an electromagnetic field and exchange data.
- Passive mode: In Passive mode of communication, there is only one active device and the other uses that filed to
 exchange information.

© 2022 JETIR June 2022, Volume 9, Issue 6

www.jetir.org (ISSN-2349-5162)

In addition to mode of operation, there are three communication modes in NFC:

- Reader/Writer mode: The NFC device performs as a reader for NFC tags, that is to say contactless smart cards and RFID
 tags. It discovers out a tag right away in close proximity by making use of the collision evasion mechanism. An
 application on an NFC device can read data and write to the detected tag using the read/write mode operations[2]. The
 reader/writer mode is regarding the communication of an NFC enabled mobile phone with an NFC tag for the intention
 of either reading or writing data to those tags. It inter defines two different modes: reader mode and writer mode.
- 2. Peer to Peer mode: Peer-to-peer mode authorizes two NFC enabled mobile devices to exchange information like a text message, or any other kind of data. Peer to Peer has two standardized options; NFCIP-1 and LLCP. NFCIP-1 takes upper hand of the initiator target paradigm where initiator and the target devices are described prior to begin the communication. But, In LLCP communication the devices are identical. The decision are made by the application which is running in the application layer is after the initial handshake[2]. To power the embedded mobile phones, both devices should be in active mode through the communication in peer-to-peer mode. Datas are dispatched over a bidirectional half duplex channel, where one device will transmitting, the other one will listen and it starts to transmit data once the first finishes.
- 3. Card Emulation mode: Card emulation mode supplies the chance for NFC enabled mobile device to operate as a contactless smart card. Mobile devices can store various contactless smart card applications inside the smart card. The supreme examples are credit card, loyalty card, debit card, transport cards and access cards. Card emulation mode removes the need of carrying the cards. One can anticipate that in the near future people might carry NFC enabled phones not to gain mobility but to carry out daily functions. All credit cards, tickets, keys and so on will be possibly embedded on mobile phones. Therefore, there will be enough opportunities to integrate everyday objects into NFC enabled phones in the future.

III. NFC TYPE A

NFC communication technology uses distinct coding for signaling and load modulation. Communication protocol used is compliant to the ISO/IEC 14443 Type A standard. Configuration between Proximity Coupling Device(PCD) and Proximity Card or Object(PICC) is shown in the figure 1.



Fig.1 Proximity coupling device and proximity card or object configuration

Following are the Initial dialogue for proximity cards:

- activation of the PICC by the RF of the PCD
- the PICC will wait for a command from the PCD
- command transmission by the PCD
- command transmission by the PICC

The PCD will produce a high frequency magnetic field. This field inductively couples with PICC to transfer power and it is modulated to communication. The frequency of the RF will be 13.56 MHz \pm 7 kHz. The PCD modulates the amplitude of magnetic field with the modulation pulses to transmit data from the PCD to the PICC. PICC loads magnetic field with a modulated subcarrier signal in order to transmit data from the PICC to the PCD. NFC uses 100% ASK modulation principle to the RF field. Carrier frequency of 13.56MHz. Communication between PCD and PICC can be accomplished with four different bit rates. Bit rates of fc / 64, fc / 32 and fc / 16 are optional and might be independently reinforced by PCD and PICC in each direction communication[4].

PCD frame:

- start of PCD communication
- information
- error detection by the PCD
- end of communication of PCD
- PICC frame:
 - start of PICC communication
 - information
 - error detection by the PICC



5. HALT state:

In the HALT state, PICC should respond only to WUPA command. The PICC set into the READY* state after it received a correct WUPA command and ATQA transmitted.

| © 2022 | 2 JETIR June 2022, Volume 9, Issue 6 | www.jetir.org (ISSN-2349-5162) |
|-------------------------------|--|--|
| 6. | READY* state: The READY* is alike to the READY state. The differences are spe method is applied. Cascade levels are handled inside to known UID. | ecified in Figure 2. The bit frame of anticollision |
| 7 | ACTIVE* state: | |
| | The ACTIVE* is alike to the ACTIVE state. The differences are specifi ISO/IEC 14443-4 then the PICC should be ready to accept the protoco specified in ISO/IEC 14443-4, otherwise it may continue with non ISC | fied in Figure 2. If the PICC complies with l activation command that is RATS which is //IEC 14443-4 protocol. |
| 8. | PROTOCOL state: In the PROTOCOL state the PICC behaves according to the ISO/IEC | 14443-4. |
| IV. AN | NTICOLLISION ALGORITHM | |
| The | following algorithm shall apply to the anticollision loop as shown in the | figure 3: |
| Step 1: | | |
| The PC | D should assign SEL to the code for the chosen anticollision level. | |
| Step 2: | | |
| The PC comma | 'D should assign NVB to the value of '20', '20' defines that the PCD will and forces PICCs in the region to respond with entire UID CLn. | transmit no devision of UID CLn. Therefore, this |
| Step 3: | | |
| The PC | D should transmit SEL and NVB. | |
| Step 4: All PIC | CCs in the region should respond with their entire UID CLn. | |
| Step 5: A collis | sion will occur, if more than one PICC responds. Steps 6 to 10 should be | skipped, if no collision. |
| Step 6: The PC | D should recognize the first collision position. | |
| Step 7: The PC before a | D should assign NVB with a valid bits of UID CLn. The valid bits shoul a collision followed by a (0)b or (1)b. A implementation adds (1)b. | ld be part of the UID CL# which was received |
| Step 8: The PC | D should transmit NVB and SEL followed by valid bits | |
| 10000 | | |
| Step 9: | | |
| Only Pl | ICCs part of UID CLn is equal to the valid bits transmitted by the PCD. | It should transmit their UID CLn remaining bits. |
| Step 10 | h. | |
| If addit | tional collisions occur, steps 6 to 9 should be repeated. 32 is the maximum | m number of loops. |
| Step 11 If no co CLn. | l: allision occurs further, the PCD should assign '70' to the NVB. This valu | e tells that the PCD will transmit the entire UID |
| Step 12 The PC | 2: D should transmit NVB and SEL, followed by UID CL# 40 bits followed | ed by CRC_A. |
| Step 13 The PIO | 3: CCs which UID CL# matches the 40 bits should respond with their SAK | |
| No nee | d of performing the anticollision loop if the UID of a PICC is complete a | nd known by the PCD[5]. |
| | | |
| | | |
| | | |



V. CONCLUSION

NFC would permit all the users to make payments straightforwardly by tapping their mobile phones with reader like debit card or credit card transactions. Numerous banks, mobile operators and companies are implementing NFC technology. NFC compliant to the ISO/IEC 14443 Type A standard results in NFC Type A and it undergoes anticollision to avoid uncertainty during multiple cards.

REFERENCES

[1] M. S. Chishti, C. T. King and A. Banerjee, "Exploring Half-Duplex Communication of NFC Read/Write Mode for Secure Multi-Factor Authentication," 2021 in IEEE Access, vol. 9, New Delhi, pp. 6344-6357, doi: 10.1109/ACCESS.2020.3048711.

[2] Bhoomika. P, Tabitha Janumala, "Operating Modes of Near Field Communication", Research article in 2020, vol. 10, Bangalore, ISSN 2321 3361 2020 IJESC

[3] A. Albattah, Y. Alghofaili and S. Elkhediri, "NFC Technology: Assessment Effective of Security towards Protecting NFC Devices & Services," 2020 International Conference on Computing and Information Technology (ICCIT-1441), 2020, Tabuk, Saudi Arabia pp. 1-5, doi: 10.1109/ICCIT-144147971.2020.9213758.

 [4] Cards — Contactless integrated circuit cards — Proximity cards — Part 3: Initialization and anticollision ISO/IEC 14443-3:2016 Identification

[5] Cards and security devices for personal identification — Contactless proximity objects — Part 4: Transmission protocol ISO/IEC 14443-4:2018



| Rep | ort_shrutha | |
|--------|---|------|
| ORIGIN | ALITY REPORT | |
| | 7% 11% 10% 7% STUDENT FOURCES PUBLICATIONS | PERS |
| PRIMAR | Y SOURCES | |
| 1 | www.icedev.se | 2% |
| 2 | ijesc.org Internet Source | 2% |
| 3 | Mohd Sameen Chishti, Chung-Ta King, Amit Banerjee. "Exploring Half-Duplex Communication of NFC Read/Write Mode for Secure Multi-Factor Authentication", IEEE Access, 2021 Publication | 1 % |
| 4 | www.techpats.com | 1% |
| 5 | wg8.de Internet Source | 1% |
| 6 | Beibei Wang, Liji Wu, Xiangming Zhang. "A high efficiency energy transmission circuit for 13.56MHz contactless financial IC card", 2012 IEEE 11th International Conference on Solid- State and Integrated Circuit Technology, 2012 Publication | 1 % |

| 7 | Vedat Coskun, Kerem Ok, Busra Ozdenizci. "Near Field Communication", Wiley, 2012 Publication | 1% |
|----|--|-----|
| 8 | www.coursehero.com | 1 % |
| 9 | acikerisim.isikun.edu.tr | 1% |
| 10 | maryelizabethbodycare.com | 1% |
| 11 | Albatul ALBATTAH, Yara ALGHOFAILI, Salim ELKHEDIRI. "NFC Technology: Assessment Effective of Security towards Protecting NFC Devices & Services", 2020 International Conference on Computing and Information Technology (ICCIT-1441), 2020 Publication | <1% |
| 12 | Wolfgang Rankl, Wolfgang Effing. "Smart Card Handbook", Wiley, 2010 Publication | <1% |
| 13 | media.johnwiley.com.au | <1% |
| 14 | Fundamentals of Power Electronics, 2001. Publication | <1% |
| 15 | Submitted to University of Derby Student Paper | <1% |

| 16 | Submitted to Segi University College Student Paper | <1% |
|----|---|-----|
| 17 | www.slideshare.net | <1% |
| 18 | Submitted to University of Moratuwa Student Paper | <1% |
| 19 | Submitted to University of Northumbria at Newcastle Student Paper | <1% |
| 20 | www.ijeat.org | <1% |
| 21 | nfclab.isikun.edu.tr | <1% |
| 22 | Submitted to The Hong Kong Polytechnic University Student Paper | <1% |
| 23 | en.wikipedia.org | <1% |
| 24 | www.freepatentsonline.com | <1% |
| 25 | Submitted to University of Alabama Student Paper | <1% |
| 26 | www.it.iitb.ac.in | <1% |

| 27 | Submitted to Mississippi Valley State University Student Paper | <1% |
|----|--|-----|
| 28 | Submitted to AlHussein Technical University Student Paper | <1% |
| 29 | Submitted to New Zealand School of Education Student Paper | <1% |
| 30 | Submitted to Banaras Hindu University Student Paper | <1% |
| 31 | Submitted to De Montfort University | <1% |
| 32 | Submitted to Visvesvaraya Technological University Student Paper | <1% |
| 33 | Submitted to University of Bath | <1% |
| 34 | lib.buet.ac.bd:8080 | <1% |
| 35 | repository.tudelft.nl | <1% |
| 36 | Ismail Turk, Ahmet Cosar. "An open, NFC enabler independent Mobile payment and identification method: NFC feature box", 2016 IEEE 17th International Symposium on A | <1% |

| | World of Wireless, Mobile and Multimedia Networks (WoWMoM), 2016 Publication | |
|----|---|-----|
| 37 | Submitted to University of Bradford Student Paper | <1% |
| 38 | mobt3ath.com Internet Source | <1% |
| 39 | E. Merlin. "Broadband NFC - A system analysis for the uplink", 2008 6th International Symposium on Communication Systems Networks and Digital Signal Processing, 07/2008 Publication | <1% |
| 40 | Submitted to Florida State University Student Paper | <1% |
| 41 | eprints.uthm.edu.my | <1% |
| 42 | www.we-online.com | <1% |
| 43 | Adrian Ioinovici. "Power Electronics and Energy Conversion Systems", Wiley, 2013 Publication | <1% |
| 44 | T-Labs Series in Telecommunication Services, 2015. Publication | <1% |



RV Educational Institutions [®] RV College of Engineering

Autonomous Institution Affiliated to Visvesvaraya Technological University, Belagavi Approved by AICTE, New Delhi, Accredited By NAAC, Bengaluru And NBA, New Delhi

Major Project: Phase-II Report

on

DESIGN AND IMPLEMENTATION OF TECHNIQUE FOR SUPPRESSION OF TORQUE RIPPLE IN SRM DRIVE

18MPE41

Submitted by SHAMBHAVI K N USN: 1RV20EPE13

Under the Guidance

of

Dr. V Chayapathy Associate Professor, Electrical & Electronics Engg. Dept. RV College of Engineering Bengaluru – 560059 Dr. Narasimha M V Chief of Advance Engineering 2W and 3W Ampere Electric Vehicles. Bengaluru – 560045

Submitted in partial fulfillment of the requirements for the award of degree of

MASTER OF TECHNOLOGY in POWER ELECTRONICS DEPARTMENT OF ELECTRICAL AND ELECTRONICS ENGINEERING



2021-22

Go, change the world



RV COLLEGE OF ENGINEERING®,

(Autonomous Institution Affiliated to Visvesvaraya Technological University, Belagavi)

DEPARTMENT OF ELECTRICAL AND ELECTRONICS ENGINEERING

Bengaluru- 560059

DECLARATION

I, Shambhavi K N, student of fourth semester M.Tech in Power Electronics, Department of Electrical and Electronics Engineering, RV College of Engineering, Bengaluru declare that the project titled "Design and Implementation of Technique for Suppression of Torque Ripple in SRM Drive", has been carried out by me. It has been submitted in partial fulfilment of the course requirements for the award of degree in Master of Technology in Power Electronics of RV College of Engineering, Bengaluru, affiliated to Visvesvaraya Technological University, Belagavi, during the academic year 2021-22. The matter embodied in this report has not been submitted to any other university or institution for the award of any other degree or diploma.

Signature of the Student

Date of Submission: $| 8 - 0 \neq - 2022$.

Student Name: Shambhavi K N USN: 1RV20EPE13 Department of Electrical and Electronics Engineering RV College of Engineering[®], Bengaluru-560059



Internship Completion Certificate

29th Jun 2022

TO WHOMSOEVER IT MAY CONCERN

This certificate is being awarded to Ms. Shambhavi K N (USN: 1RV20EPE13), a student pursuing an M.Tech in Power Electronics from **R.V. College of Engineering** has done her internship with our Research and Development Department, Bangalore from the 1st of September 2021 to the 30th of June 2022.

Her Project Title is "Design and Implementation of technique for suppression of torque ripple in SRM drive" and has completed the project under the guidance of Dr. Narasimha MV, R&D.

During the tenure of the internship at Ampere, her conduct, character, and interest to learn were found good.

We wish her all the best in her future endeavors.

Thanks & regards,

Ching Army

Vithal Acharya Head – Human Resources Greaves Electric Mobility Pvt Ltd

ACKNOWLEDGEMENT

Any achievement, be it scholastic or otherwise does not depend solely on the individual efforts but on the guidance, encouragement and cooperation of intellectuals, elders, and friends. A number of personalities, in their own capacities have helped me in carrying out this project titled, "**Design and Implementation of Technique for Suppression of Torque Ripple in SRM Drive**". I would like to take this opportunity to thank them all.

Firstly, I deeply express sincere gratitude to my guide **Dr. V Chayapathy**, Associate Professor, Department of Electrical and Electronics Engineering, RVCE, Bengaluru, for his patience, valuable guidance, suggestions, advice, and assistance throughout this project. He has been a constant and regular source of encouragement to me during this period.

I would like to express my thanks to **Dr. S G Srivani**, Professor, Head of the Department and Associate Dean, P.G. studies, Department of Electrical and Electronics Engineering, RVCE, Bengaluru for her patience, valuable guidance, suggestions, advice, and assistance throughout this project.

I would like to express my thanks to **Dr. Rudranna Nandihalli**, Professor and Head of the department (Retired), Department of Electrical and Electronics Engineering, RVCE, Bengaluru, for his motivation and constant support throughout this project.

I owe my deepest gratitude to **Dr. K N Subramanya**, Principal, RVCE, Bengaluru, for his support towards completion of this project.

It is a genuine pleasure to express my deep sense of thanks and gratitude to **Dr. Narasimha M V,** Chief of Advance Engineering, Ampere Electric Vehicles Pvt Ltd., Bengaluru. His dedication and keen interest to help me has been the main reason for me to be able to complete my work.

I would like to thank all the **faculty members** and **non-teaching** staff of the Department of Electrical and Electronics Engineering, RVCE for their constant support.

I would like to thank my parents and friends for their constant moral support.

Shambhavi K N Power Electronics Department of Electrical and Electronics Engineering RV College of Engineering Bengaluru-59

ABSTRACT

Over the past decade, Switched Reluctance Motors (SRMs) have drawn a lot of interest for both residential and industrial applications. However, because of their projecting motor stator and rotor poles, they have an intrinsic torque ripple. To address this shortcoming, various control approaches have recently been presented, which are divided into two broad categories: direct and indirect methods. Indirect methods require larger memory space when compared with direct methods because of which they are undesirable. Among the various converter configurations, Asymmetric Half Bridge Converters are efficient and reliable. However, the drawback of these converters is that they fail to provide multilevel operation. Therefore, a novel asymmetric half bridge converter with the inclusion of a DC link to facilitate multilevel operation to reduce torque ripple in SRM drive is proposed.

The project work aimed at the design and development of asymmetric half bridge converter based on Direct Instantaneous Torque Control. The proposed converter includes a novel DC link enabling multilevel operation. The torque hysteresis controller magnetizes and demagnetizes the stator phases based on the error signals from the speed control unit and torque estimation unit. Typical bridge converter is used for the phases, however, when the required torque is greater than or lesser than reference torque, the capacitive voltage of the DC link is applied for smooth magnetization and demagnetization of successive and previous phases respectively. Multi voltage operation is possible thereby reducing the torque ripple.

The asymmetric half bridge converter based on DC link was designed to reduce torque ripple in SRM drive. Proposed converter was simulated using MATLAB/SIMULINK tool and a hardware prototype was realized for open loop operation. The torque ripple obtained with proposed converter is 5.931% which is less when compared to the torque ripple obtained using conventional converter, that is, 28% for the same speed. The proposed converter inherently improves the power factor as it distributes the current causing its amplitude to decrease. The future scope of the project is to optimize the converter in terms of size and cost. The hardware is to be implemented for closed loop operation for better analysis.

LIST OF PUBLICATIONS

Publication Type

Publication Details

Journal

Shambhavi K N, Dr. V Chayapathy "Power Converter Configurations for Switched Reluctance Motors: A Review", International Research Journal of Engineering and Technology, Volume 9 Issue 6, June-2022



TABLE OF CONTENTS

| Acknov | vledgement | i |
|-----------|--|-----|
| Abstrac | et la | ii |
| List of] | Publications | iii |
| Table o | f Contents | iv |
| List of] | Figures | vi |
| List of ' | Tables | vii |
| Glossar | у | vii |
| Chapte | r 1 | |
| Introdu | Iction | |
| 1.1 | Overview Sikshana (| 2 |
| 1.2 | Specific details | 3 |
| 1.3 | Literature survey | 3 |
| 1.4 | Motivation | 6 |
| 1.5 | Problem statement | 7 |
| 1.6 | Project objectives | 7 |
| 1.7 | Organization of the report | 7 |
| Chapte | r 2 | |
| SRM a | nd Converter To <mark>pologies</mark> | |
| 2.1 | SRM Working principle | 9 |
| 2.2 | Power Converter Topologies for SRM | 10 |
| 2.3 | Direct Instantaneous Torque Control method | 12 |
| 2.6 | Summary | 13 |
| Chante | r 3 | |
| Method | lology and block diagram | |
| 3.1 | Block diagram | 14 |
| 3.2 | Methodology | 14 |
| 3.3 | Asymmetric Half Bridge Converter | 16 |
| 3.3 | Summary | 18 |
| Chapte | r 4 | |
| Specific | cations & Design | |
| 4.1 | Specifications | 19 |
| 4.2 DITC design | 19 |
|---|----|
| 4.3 Torque Ripple in SRM | 21 |
| 4.4 Asymmetric Half Bridge Converter | 22 |
| 4.5 Summary | 24 |
| Chapter 5 | |
| Simulation analysis and Hardware approach | |
| 5.1 Simulation analysis | 25 |
| 5.2 Hardware implementation | 27 |
| 5.2.1 Microcontroller | 27 |
| 5.2.2 Transformer | 28 |
| 5.2.3 MOSFET | 28 |
| 5.2.4 MOSFET driver | 29 |
| 5.3 Summary | 29 |
| Chapter 6 | |
| Results & Discussions | |
| 6.1 Simulation results | 30 |
| 6.2 Hardware results | 32 |
| 6.3 Numerical results | 34 |
| 6.4 Summary | 34 |
| Chapter 7 | |
| Conclusion & Future Scope | |
| 7.1 Conclusion | 35 |
| 7.2 Future Scope | 35 |
| | |
| Kelerences | 36 |

LIST OF FIGURES

| Sl.no | Figure name | Page no. | |
|--------|--|----------|--|
| 2.1 | Reluctance vs Airgap | 09 | |
| 2.2 | Parts of SRM | 10 | |
| 2.3 | Asymmetric Half Bridge Converter | 11 | |
| 2.4 | DITC system block diagram | 12 | |
| 3.1 | Direct Instantaneous Torque Control | 14 | |
| 3.2 | Flowchart of proposed work | 15 | |
| 3.3 | Novel Asymmetric Half Bridge Converter with DC link | 16 | |
| 3.4 | Operating modes of the converter | 18 | |
| 4.1 | DITC based hysteresis controller | 20 | |
| 4.2 | Switching states of Asymmetric Half Bridge circuit | 21 | |
| 4.3 | Conventional Asymmetric Half Bridge Converter | 23 | |
| 5.1 | MATLAB Simulink model of Asymmetric Half Bridge Converter | 25 | |
| 5.2 | MATLAB Simulink model of speed control unit | 27 | |
| 5.3 | PIC16F877A microcontroller | 28 | |
| 5.4 | 230/12V Step down transformer | 28 | |
| 5.5 | 4N60 MOSFET | 28 | |
| 5.6 | TLP250 MOSFET driver | 29 | |
| 5.7 | Hardware setup of proposed novel converter for open loop operation | 29 | |
| 6.1 | Rectifier output waveform | 30 | |
| 6.2 | Output waveforms at 900rpm using proposed converter | 30 | |
| 6.3 | Output waveforms at 1200rpm using proposed converter | 31 | |
| 6.4(a) | Torque waveform with signal statistics at 900rpm using proposed converter | 31 | |
| 6.4(b) | Torque waveform with signal statistics at 1200rpm using proposed converter | 32 | |
| 6.5 | Output waveforms at 1200rpm using proposed converter including filter capacitor | 32 | |
| 6.6 | Torque waveform with signal statistics at 900rpm using conventional converter | 33 | |

| Torque waveform with signal statistics at 1200rpm including filter capacitor | 34 |
|--|---|
| Output pulses of torque hysteresis controller | 34 |
| Input voltage to the converter | 35 |
| Output voltage of the converter | 36 |
| | Torque waveform with signal statistics at 1200rpm including filter capacitor Output pulses of torque hysteresis controller Input voltage to the converter Output voltage of the converter |



LIST OF TABLES

| Sl.no | Table name | Page no. |
|-------|--|----------|
| 4.1 | Specifications of the motor | 19 |
| 5.1 | Strategy for torque commutation for three consecutive phases | 26 |



Chapter 1

INTRODUCTION

The fundamental electronic systems used to run electrical equipment like Switched Reluctance Motors (SRMs) are power electronic drives. The drives of the SRMs are utilized to provide the correct electrical outputs for the machine windings combined with an appropriate control approach. As a result, the drive has a significant impact on an SRM's performance. Short-circuit risks across the dc source are be reduced by driving the SRM using an asymmetric bridge. The SRM's strong torque ripple, low torque/power density, and low power factor are its principal drawbacks [1]-[5].

When the needs of traction applications are taken into account, torque ripple reduction is one of the most crucial and difficult SRM design features. Structural design and sophisticated SRM control techniques are two solutions for reducing torque ripples. In order to further lessen the torque ripples of the SRMs, multi-stack and multi-layer constructions are created. To reduce the torque ripples, several converter topologies and control strategies are being explored [6]-[9].

Reluctance motors cannot be powered by an AC or DC source directly, in contrast to induction or D.C. motors. There is some level of power and control electronics. The electrical commutator controls phase currents to provide continuous motion is the power converter. In order to provide proper switching signals for the converter to match the expectations set on the drive by the user, the control circuit continuously checks the current and position feedback. The main goal of the circuit of power converter is to provide the phase winding a way to adjust the current supply by increasing and lowering it. There are several potential power converter circuit topologies for the SRM. The asymmetric half-bridge converter is the most used power converter for switched reluctance drives [10]-[13].

By using torque angle characteristics, an approach to reduce torque ripple is obtained. Theoretical techniques or static tests are used to determine these features. Through correction, deformation, and current optimization, certain techniques attempt to lessen torque ripple. The method is suitable for use at slow speeds. Torque ripple has also been minimized through current correction.

By altering the motor's shape, an effort is made to reduce torque ripple. A four-level converter is used to reduce the reaction time and current peak in SRM alongside simultaneously enhancing

the torque and speed ripple. Reducing losses and the quantity of switches in every converter leg is a practical and effective way to save costs and also increase efficiency. One switch is used for each phase of a novel converter that offers advantages in terms of low cost, high efficiency, and reduced torque ripple [14]-[18].

It is proposed to modify the current controller and lessen torque ripple by using sophisticated approaches and algorithms. The best solution for minimisation of torque ripple in SRM drives is introduced after several proposed methods have been compared.

1.1 Overview

The power converter is basically an electronic circuit that links the motor controller and the motor itself and provides control operations on speed and torque depending on the feedback.

An asymmetric half bridge converter with a cutting-edge DC link is used to power the SRM. The diode bridge rectifier produces pulsating DC. The converter receives its supply from the rectifier output. The torque is used as a feedback signal, providing the torque estimate unit with input. In order to establish the position of the rotor and the subsequent phase that has to be energised, the speed is also used as feedback. The hysteresis controller block receives the error signals from each of these units and uses them to create PWM signals that are sent to the appropriate phase switches to adjust the torque as needed.

1.2 Specific details

The motor considered is a 5.5hp SRM with 8 stator poles and 6 rotor poles. The nominal speed and voltage of the motor are 1500 rpm and 310V respectively. A 310V AC is input to rectifier which converts it into 310V pulsating DC. The is input to the converter. A look up table is referred to determine the subsequent phase to be energised. The inertia of the motor is taken to be 0.008Nms2 and the phase resistance of stator is taken to be 0.7 ohm.

The DC link in the asymmetric half bridge converter consists of diodes, switch, and capacitors, thereby providing multilevel voltage operation. In turn, reduces the torque ripple content in the SRM. The speed control block compares the reference speed and actual speed and sends the error signal to the control block. The torque estimation compares the actual torque and the reference torque and sends the error signal to control block. The controller, using the look up table, determines the next phase to be energised to meet the torque demand. The MATLAB Simulink

software is used to simulate the controller and converter for torque ripple minimisation in SRM drive.

1.3 Literature survey

An innovative active boost power converter was introduced. According to the operational requirements, it modifies the demagnetization voltage of SRMs. The Active Boost Power Converter features a straightforward design and low cost, which makes engineering applications simple. Simulation Results demonstrate that the converter being used complies with the design required. Its use in SRM significantly lowers the ripple in output torque [1].

SRMs for hybrid electric cars, which once used permanent magnet synchronous machines, have recently regained popularity because to the high price of rare-earth elements. Additionally, the SRM has a high fault-tolerance due to its capacity to function even when one or more motor phases are lost. Different electrical control systems are put into practise with the goal of reducing the torque ripples in SRM. Two of these frequently employed strategies were selected and were analysed using simulations. The torque ripples have been shown to be greatly reduced by redesigned Miller converters, which also contribute to a more consistent flux distribution and phase currents in the motor [2]-[3].

A new SRM drive circuit to cut down on torque ripple is proposed. The new circuit is equipped with boost capacitors and a chopper circuit. In order to provide a constant torque, it creates the stator current with a waveform that is as near as feasible to the ideal stator current found by FEM. Under either voltage control or current control, the torque ripple ratio is considerably smaller than that of the SRM operated by the standard circuit [4].

Unfavorable torque ripple is caused by the torque pulsation mechanism and extremely nonlinear magnetic characterization of switched reluctance motors, which also restricts the range of industrial applications. In order to increase the maximum speed of torque ripple-free operation taking converter voltage limitations into account, a modified approach for SRM torque control based on standard torque sharing functions is proposed in [5].

The terminal is magnetized and demagnetized using the proposed driving mechanism. By implementing an online angle control system, SRM is prevented from entering the negative torque area and the average torque and output power are increased [6]. The asymmetric type of

converter is the most appropriate and adaptable Switched Reluctance Motor converter. The converter has the capacity for fault tolerance; continued operation with decreased motor drive power output is also possible in the event of one winding failure. The asymmetric converter type (With MOSFET) is suited for very high-speed operation of SRM drive due to the short rise and fall periods of current, and it also provides little shoot through faults, according to a comparison of other type converter topologies. But because of low conduction losses and high input impedance, IGBT power switches are chosen for medium speed operation at high power [7].

In contrast to the conventional converters, the proposed converter has higher number of switching states that greatly reduce the amount of torque ripple. The simulation and experimental results validate the superiority of the proposed converter based on DITC when compared with the traditional converters [8].

In conjunction with standard drive electronics, a high converter VA rating, and a modified full bridge converter, a six-phase switched reluctance motor creates a torque dense drive with minimal torque ripple [9].

In contrast to normal operating circumstances, the lack of one SRM phase results in a distinct behavior of various machine-related parameters. For the switching angles to maintain the load torque around the same rotor mechanical speed, the reference electromagnetic torque rises. Each healthy phase current exhibits more amplitude, and the electromagnetic torque and harmonic content of the converter supply current also increases. The motor shaft is subjected to increased mechanical strains as a result of an increase in the amplitude of the electromagnetic torque ripple. When the same torque regulation-based control technique is used in both good and unsuitable operating situations, it causes an excessive pick phase current and an unsuitable electromagnetic torque overshoot [10].

The DTC and TSF are thoroughly scrutinized. The DTC technique tries to adjust the torque by speeding or receding the stator flux vector maintaining the stator flux linkage magnitude constant (within hysteresis band). The specific torque of each phase is often controlled by the TSF scheme to follow the reference determined by the TSF profiles [11].

The fundamental issue with the SRM drive system is that during operation, it generates a significant amount of electromagnetic torque ripple and noise. Additionally, when the power switch is turned off, a significant voltage spike is produced on the switch and stator winding end.

The actual findings demonstrate how a competent power converter and driving circuit may decrease switching waste, cut switching times, and enable the optimal operation of power semiconductor devices. As a consequence, the SRM drive system's dependability and efficiency may be improved, and the aforementioned issues are partially resolved [12].

An updated switching strategy is based on the premise that the two switches in each converter leg alternate between performing commutating and chopping operations during each electrical cycle. As a result, the converter's upper and lower transistors reduce the switching losses [13].

The switching of a 12/10-pole SRM from six-phase to three-phase is realized by a mode switching strategy. A mode-changing technique based on a three-phase Asymmetric Half Bridge converter is presented. The parameter relationship between six-phase and three-phase operation modes is examined. The machine is operated separately in six-phase and three-phase modes, along with switching from six-phase mode to three-phase mode, in both simulations and tests [14].

For low-cost and high efficiency, the converter of SRM requires both fewer switch devices and phase independence. A unique N+2 power converter is used to meet the aforementioned requirements. The benefits of split phase and asymmetric half bridge converters are combined in a new converter architecture. Two switches are linked to the midpoint in the foot of the split phase converter to replace midpoint capacitances, and PWM control was used to modify the midpoint voltage. Midpoint switches' current stress is far lower than that of a phase switch, and the voltage stress is equal to that of a DC bus voltage [15].

Switched reluctance machines experience phase overlap during phase commutation leading to electric and electromagnetic mutual coupling. The higher the phase number, the higher the expected influence of the actual coupling. The paper has confirmed previously discussed findings that the coil arrangement and resulting additive or subtractive coupled phase flux have a direct influence on the resulting torque waveform [16]-[19]. Furthermore, a method to include mutual phase coupling in the PWM-based direct instantaneous torque control algorithm is introduced. The control is verified by using a coupled finite element simulation. The results show that the implemented look-up-table-based model in the control is sufficient to incorporate all coupling effects visible in the finite element simulation. Furthermore, a noticeable reduction in the harmonic content of the output torque waveform is observed [20]-[22].

The conventional DTC method produces negative torque more or less, which reduces the torqueampere ratio of motors. [23] proposes a new DTC method by three improvements. First, the hysteresis-loop control of flux is removed. New selection rule of voltage vectors is established to reduce the torque ripple. Second, the sectors divided in electrical space are reorganized by the actual positions according to the inductance profile. The boundaries between certain sectors are calculated and updated according to real-time working conditions. Finally, the alternative voltage vectors for increasing or decreasing torque are distinguished by whether any phase is excited. Therefore, the output torque tracks the reference accurately, which reduces the torque ripple. Moreover, the negative torque is avoided by the real-time regulation of the turn-off angle, and the torque-ampere ratio is increased accordingly [24]-[26].

A novel DITC with fixed switching frequency is proposed to solve the problem of shaft breaking in the starting and generating system of SRM. The sector of the rotor is reclassified according to the curve of combined torque. According to the rotor sector, polarity of PWM output signal and duty cycle coefficient are determined; so as to acquire the control signal considering both torque deviation and torque characteristics. The simulation results show that the proposed DITC achieves the very good torque ripple suppression effect under the finite switching frequency, and improves the motor operation efficiency [27]-[30]

Many strategies, both indirect and direct, have been put out so far to lessen the torque ripple in SRM motors. By adjusting the phase currents, torque ripple is decreased by using the proper current profiles, and torque is indirectly regulated in indirect methods. These profiles take up lots of space in the microcontroller unit since they are pre-calculated for a certain operating point. Contrarily, with the direct method, torque is directly regulated, and the current control unit is no longer present. The project proposes a converter based on direct torque control method with the inclusion of a novel DC link to provide multilevel voltage operation to reduce the torque ripple content in SRM drives.

1.4 Motivation

The Switched Reluctance motors are extensively taking over conventional motors because of the various advantages including high starting torque, high fault tolerance, self-starting, and cost effectiveness.

The Direct Instantaneous Torque Control method is superior to conventional control methods as it directly considers the instantaneous torque as controllable quantity in feedback block which reduces the torque ripple effectively.

The Asymmetric Bridge Converter has advantages for automotive applications due to its built-in scope for short circuit protection and improved fault tolerance. Performance in each of the three modes viz. magnetising, demagnetising and free-wheeling modes is acceptable. The related disadvantages are outweighed by these advantages.

1.5 Problem statement

To design and implement Direct Instantaneous Torque Control based power converter for reduction in torque ripple of Switched Reluctance Motor. Comparison analysis of torque ripple content in simulation with conventional converter and proposed novel converter to be carried out.

1.6 Project objectives

Design and simulation of power converter based on DITC to reduce torque ripple in SRM drives. Comparison analysis of torque ripple with the proposed converter and conventional converter. To implement the hardware prototype of the power converter for torque ripple reduction.

1.7 Organization of thesis

The project report consists of a total of seven chapters. A brief introduction for every phase in developing the work is as listed.

Chapter 1: Consists of a detailed literature survey carried out. It includes the problem definition, objectives of the project, motivation behind carrying out this project.

Chapter 2: Consists of concepts related to the principle of operation of SRM, different power converter topologies, and various control schemes available.

Chapter 3: Consists of the basic block diagram, overall methodology and flowchart of the project.

Chapter 4: Discusses concept of torque ripple in SRM, design of DITC based controller, and design of Asymmetric Half Bridge Converter.

Chapter 5: Consists of simulation models, specifications of hardware components and the hardware implementation of the converter.

Chapter 6: Discusses the simulation results of the closed loop operation of the proposed converter and the results of the open loop hardware implementation.

Chapter 7: Outlines the conclusions drawn from the project and the potential future tasks.

Followed by list of papers and books referred for understanding and analysis of project work.



Chapter 2

SRM AND CONVERTER TOPOLOGIES

In this chapter, the basic concepts of Switched Reluctance Motors, the power converter topologies and DITC method are discussed in detail.

2.1 SRM working principle

The variable reluctance theory is the basis of working of SRM. Power electronics switching circuits are used to produce the rotating magnetic field. The air gap affects the magnetic circuit's reluctance. Therefore, the air gap seen between stator and rotor may be altered to modify the motor's reluctance. The resistance provided to the magnetic flux in the circuit is referred to as the magnetic circuit's reluctance. Fig. 2.1 shows the change in reluctance for varying air gap.



Fig. 2.1 Reluctance vs Air gap

The stator and rotor of SRM both feature projecting poles composed of silicon and soft iron stampings. Hysteresis losses are decreased considerably with the use of silicon stamping. The stator and rotor have corresponding outward and inward extensions. Main field windings are found in the stator, but there are no windings on the rotor. Each stator winding is linked in series with the opposite pole to improve the circuit's effective MMF. These coils are known as Phase Windings. The stator, rotor and the field windings are as shown in the Fig. 2.2.



Fig. 2.2 Parts of SRM

Depending on the necessity, the stator and rotor's pole numbers are changed. Traditionally, there are fewer rotor poles than stator poles in a motor. A low angle of rotation for the motor is attained by increasing the number of poles. On the rotor shaft is a position sensor that transmits a signal to the control circuit in order to detect the rotor's position. The control unit sends the motor the input signal to magnetize the succeeding phase winding in the series based on the signal it has received.

SRMs are widely used in many industries owing to the inherent benefits, which include:

- The lack of windings on the rotor eliminates the requirement for slip rings and carbon brushes.
- Economical due to the lack of permanent magnets.
- Because both the stator and the rotor are projected, no external ventilation system is needed.

• The operation of the motor is not significantly impacted by phase loss, and it is self-starting and rather simple to manage.

2.2 Power Converter Topologies for SRM

To achieve the intended operation of the SRM, the use of a suitable power electronic converter and control circuitry is necessary. These components, along with a number of sensors, conditioning circuits, and other devices, make up an electric drive that regulates the SRM currents, which in turn affect torque and speed. Due to the independence of the windings in the machine, it is feasible to control the current independently for each phase according to the rotor position.

Power converters for SRM drives are classified mostly depending on the type of switching employed. There are two categories based on the type of switching: Hard switched converters and Soft switched converters. The sub categories in Hard switched converters include Bridge converters, Magnetic converters, Capacitive converters, and Dissipative converters. Selfcommutating converters like Series Resonant and H Bridge converters are types of Soft switched converters. Bridge converter topologies consist of diodes and switches. They are basically derived from H-Bridge converter topology and stand out owing to the simple structure and controllability. Asymmetric half bridge converter, Shared phase winding converter, Shared switch converter and Full Bridge converter are types of Bridge converters. Asymmetric Bridge Converter is advantageous because of its inherent scope for short circuit protection and greater fault tolerance.

In this type of converter configuration, if there are n motor phases, the converter consists of 2n active switches. The circuit of the same is as shown in Fig. 2.3. When soft switched, the converter provides for operation in 3 different modes: Magnetization, Demagnetization and Free-wheeling mode. When hard switched, it operates in only two, i.e., Magnetization and Demagnetization modes. Maximum versatility due to separate control of the upper and lower switches. The converter operates with the same efficiency irrespective of it being in magnetization or demagnetization mode. Between the two switches, the winding is connected in series. As a result, in the event of a short circuit failure, the inductance of the windings restricts the current surge, giving the protective devices enough time to find and isolate the issue.



Fig. 2.3 Circuit diagram of Asymmetric Half Bridge Converter

2.3 Direct Instantaneous Torque Control Method

In general, indirect control and direct control are the two subcategories of torque control. Circuit profiling and the Torque Sharing Function are the key factors influencing indirect torque control. The reverse torque model of the motor meets rigid criteria as per the indirect torque control algorithm. The reverse distance model has a complex structure due to the complicated electromagnetic relation and high saturation nonlinearity of SRM, and the number of calculations for pertinent control systems also significantly rise.

Direct Torque control (DTC) and Direct Instantaneous Torque Control are two subtypes of the direct control technique. DTC and DITC are essentially parts of the bang-bang hysteresis control technique, which benefits from a straightforward structure and strong transient performance. An ideal control approach known as DITC uses torque as its optimization goal. The drive circuit of the DITC system uses an asymmetric half bridge (AHB) circuit, and the reference torque is calculated using a look-up table using the feedback values of the current and angular position. The three AHB states in single-phase and commutation-phase are structured to ensure direct control of the instantaneous torque in accordance with the hysteresis scheme. The block diagram of DITC method of torque ripple minimization is shown in Fig. 2.4.



2.4 Summary

This chapter discussed the theory of SRM, its working principle, various converter topologies and particularly, asymmetrical half bridge topology and Direct Instantaneous Torque Control method, with the respective block diagrams.

Chapter 3

METHODOLOGY AND BLOCK DIAGRAM

This chapter discuss about block diagram and methodology for Direct Instantaneous Torque Control based asymmetric half bridge converter for torque ripple reduction in SRM. The chapter covers the basic block diagram, circuit, and different operating modes of the asymmetric half bridge converter.

3.1 Methodology

The Direct Instantaneous Torque Control's fundamental idea is to choose the appropriate voltage vectors using a pre-defined switching table. The choice is made depending on the torque and the stator flux linkage's hysteresis control. The stator voltage determines the flux magnitude. Therefore, the torque is adjusted by changing the angle between the fluxes coming from the stator and rotor. Instantaneous control of torque is possible as the rotation of the stator flux vector with respect to the rotor flux vector is accelerated, decelerated, or kept constant (or stopped) assuming it to remain unchanged during the control action.

The steps involved in the design and development of the proposed power converter based on Direct Instantaneous Torque Control are as shown in the flowchart Fig. 3.2.





• Planning: A detailed literature survey is carried out for selecting required topology of the converter. Various converter configurations and controllers are studied and comparative analysis is carried out. The asymmetrical half bridge converter topology is selected.

• Designing: The SRM is selected based on literature survey. Design of the typical asymmetrical bridge converter along with the novel modification of inclusion of DC link to the conventional circuitry to reduce torque ripple.

• Simulation & Hardware Implementation: Simulation of the SRM with controller based on Direct Instantaneous Torque Control and asymmetric half bridge converter including DC link in MATLAB Simulink. Implementation of the designed power converter using suitable components.

• Analysis and comparison: Analysis and comparison of the simulation result for the torque ripple content for both cases, that is, with conventional converter and proposed novel converter. Analysis of output waveforms of hardware implementation of the proposed converter.

3.2 Block diagram

The Figure 3.1 shows block diagram of Direct Instantaneous Torque Control method. It consists of torque hysteresis controller, torque estimation unit and asymmetric half bridge converter.



Fig. 3.1 Block diagram of Direct Instantaneous Torque Control

Torque Hysteresis Controller : The hysteresis torque controller receives the error signal after the speed control unit evaluates the motor's actual speed to a reference value. The look up table and phase current determine the actual torque. The switching signals are specified for the converter.

Torque estimation unit: The rotor's location is computed using this error signal, allowing the excited phase to be identified. By comparing the actual torque with the reference torque, the torque estimation unit provides the error signal to the torque hysteresis controller.

Speed control unit: The speed control unit compares the actual speed of the motor to error signal assisting in determining the position of the rotor. The signal is input to torque hysteresis controller unit.

The torque hysteresis controller decides which phase is to be magnetized after receiving input from both blocks.

3.3 Asymmetric half bridge converter

• The circuit diagram of the asymmetrical half bridge converter along with novel DC link circuit is as shown in Fig. 3.3.

• The conventional asymmetric converter construction is implemented to the phases. Both capacitors link to the excited phase when the auxiliary switch is turned on, which increases the phase voltage. This happens when the torque is decreasing or when a phase is being driven. Other times, the phase voltage is supplied by the AC source, which enhances the power factor.

• The auxiliary switch is used to raise phase voltage and enhance power factor. The converter draws current from the source when the torque is not decreasing, and the AC source is able to supply the necessary voltage. Additionally, C1's voltage is automatically managed and does not require any voltage sensors. C1's voltage rises to the peak of the AC source's voltage. D4 does not conduct at that point, causing C1's voltage to once again drop.





3.3.1 Operating modes

Due to providing multilevel voltage and controlling the power factor in this converter, there are more operating modes than the conventional converter.

• When the AC voltage source in Fig. 3.4(a) exceeds the voltage of C1, D6 conducts, and the AC source supplies the necessary current.

• In Fig. 3.4(b), both switches for the phase switch off when the phase current reaches its maximum value, and the voltage of C1 is supplied to the phase with negative polarity. In this mode, C1 is charged and D8 and D9 conduct the demagnetized current.

• In Fig. 3.4(c), the torque is decreasing and the voltage of C1 is higher compared to the voltage of the AC source. The motor phase receives voltage from C1, increasing the current and torque. Torque falls inside the hysteresis band.

• The motor is running at high speed in Fig. 3.4(d), and the back-emf prevents the torque from matching the reference. The current does not have enough time to increase because of the rapid speed. This calls for applying a voltage to the phase that is higher than the dc voltage. VC1+VC2 is applied as T1 turns on. The torque is contained within the hysteresis band.

• In Fig. 3.4(e), T2 turns off when the current reaches its reference, allowing the phase winding's stored energy to freewheel on its own. The D8, D9, and T3 conduct in this manner. The phase's applied voltage is zero, causing the current to gradually decrease.





Fig. 3.4 Operating modes of the converter

3.4 Summary

The block diagram, methodology and design of torque ripple reduction of SRM using Direct Instantaneous Torque Control method-based power converter is explained in detail with the block diagram, circuit diagram and operating modes.

Chapter 4

SPECIFICATION AND DESIGN DETAILS

This chapter discusses the specifications of the SRM used. The design details of the asymmetric half bridge converter including novel DC link and design of the controller are also discussed in detail.

4.1 Specifications

The specifications of the SRM selected after extensive literature review are depicted in Table 4.1. The number of rotor poles selected is lesser than the number of stator poles to minimize the torque ripple content.

| Parameters | Specifications |
|-------------------------------------|------------------------|
| Number of stator poles | 8 |
| Number of rotor pol <mark>es</mark> | 6 |
| Nominal speed | 1500 rpm |
| Nominal power | 5.5 hp |
| Phase resistance | 0.7 ohm |
| Motor inertia | 0.008 NmS ² |
| Nominal voltage | 310V |

Table 4.1 Specifications of the motor

4.2 DITC design

DITC based torque hysteresis controller limits the torque within specified bands by maintaining the error signal obtained as minimum as possible. The conventional DITC creates a series of hysteresis schemes based on the torque error. The torque error ΔT is obtained from the expression (1).

$$\Delta T = T_{\rm ref} - T_{\rm e} \tag{1}$$

where,

 ΔT - Torque error

T_{ref} - Reference torque

T_e - Electromagnetic torque.

To prevent excessive torque ripple, the switch tube is only employed in the excitation and freewheeling states when the motor is working in single-phase. Fig. 4.1 (a) depicts the hysteresis in the single-phase area, where T_{min} and T_{max} represent the torque error's minimum and maximum values, respectively. The switching states of the overlapping phases do not change simultaneously throughout the commutation. The control priority of the incoming and outgoing phases is carefully taken into consideration in order to maintain the smoothness of commutation. The outgoing phase functions as a demagnetizing phase to lower the torque when $T_e > T_{ref}$. The incoming phase is excited, which creates torque primarily, when the generated torque is inadequate. Fig. 4.1 (b) illustrates the hysteresis in the commutation phase. With both the upper and lower arms of active, a magnetized state (S = 1) is established. Freewheeling condition (S = 0) is the circumstance in which only one of the upper and lower arms switches are switched off simultaneously. This working of the asymmetric bridge converter is depicted in Fig. 4.2.



Fig. 4.1 DITC based hysteresis controller



Fig. 4.2 Switching states of asymmetric half bridge circuit

4.3 Torque Ripple in SRM

Although the torque ripple is successfully reduced by the conventional DITC hysteresis technique, the reduction effect is not perfect, and the torque ripple in the commutation zone is still too great. The torque is created by the rotor's propensity to rotate to its minimal reluctance position due to the SRM's doubly salient construction. Phase current and inductance gradient are the only two factors that affect the torque when the magnetic saturation effect is taken into account. The motor's inherent characteristic is the rate at which SRM inductance varies with rotor position, and the steady electromagnetic torque is produced by adjusting the current and inductance slope. The expression for single phase torque is depicted in (2) [23].

$$Tn = \frac{1}{2}i_n^2 \frac{dLn}{d\theta}$$
(2)

Where,

- T_n Torque of n^{th} phase
- i_n Current of n^{th} phase
- $L_n-\text{Inductance of }n^{th}\text{ phase }$
- $\boldsymbol{\Theta}$ Position of the rotor

In the real discrete control process, the variation of the current occurs with its serrated wave change in a specific range rather than with the smooth change of the theoretical curve. As a result, torque ripple is caused by the serrated torque waveform.

Also, in the commutation region, the torque is provided by (3) [23].

$$Tcom = \frac{1}{2}i_{n}^{2} \frac{dLn}{d\theta} + \frac{1}{2}(i_{n+1}^{2})(\frac{dL_{n+1}}{d\theta})$$
(3)

Where,

Tcom – Torque in commutation region

 $i_{n+1} - (n+1)^{th}$ phase current

 L_{n+1} - $(n+1)^{th}$ phase inductance

In commutation zone, excitation phase and demagnetization phase are superimposed to produce torque, and the inductance region of the two phases are different. The demagnetization phase falls the excitation phase, $dL/d\Theta$, begins to increase. The two phases' inductance slopes vary and exhibit nonlinear change, respectively. The slope of inductance rises as a result of the torque superposition concept. Formula (3) indicates that the equivalent torque slope dT/dt likewise rises, increasing the torque ripple in the commutation zone.

Under conventional DITC, the torque produced by the SRM's minimum and maximum inductance regions is not properly taken into account. According to the aforementioned evaluation, DITC certainly maintains the torque ripple within the hysteresis range as the SRM is operating in single-phase. The excitation phase and demagnetization phase, however, are in the critical states of minimal and maximum inductances, respectively, after entering the commutation zone. The torque ripple in the commutation zone cannot be successfully suppressed by hysteresis because the torque slope there is substantially larger than it is in the single-phase region.

4.4 Asymmetric Half Bridge Converter

For SRM drives, an asymmetric half-bridge converter offers the greatest degree of control flexibility and fault tolerance. As seen in Fig. 4.3, each phase of this standard converter is made up of two controllable switches and two diodes. The converter applies the same DC-link voltage to the switches and diodes, respectively, for magnetization and demagnetization. With the hard chopping scheme's magnetization and demagnetization modes, phase current may be controlled.



Fig. 4.3 Conventional asymmetric half bridge converter circuit

Considering one of the phases, two modes of operation are possible for hard chopping, namely, magnetization mode and demagnetization mode. The switches S11 and S12 are on and diodes D11 and D12 are non-conducting for magnetization mode. The current in the phases increases. In contrast to this, the switches S11 and S12 are off and the diodes D11 and D12 are conducting for demagnetization mode. In accordance with this, the phase current in this mode decreases.

Magnetizing mode:

In this mode, for one phase, the voltage across the phase is described by (4).

$$\mathbf{V}_{\rm ph} = \mathbf{V}_{\rm DC} - \mathbf{V}_{\rm Sw} \tag{4}$$

Where,

 V_{ph} – Voltage across the phase V_{Sw} – Voltages across the switches S11 and S12 Since, V_{Sw} is negligible, $V_{ph} = V_{DC}$

The voltage drop across the switches when on is approximated to zero as represented in (5)

$$\mathbf{V}_{\mathrm{sw1}} = \mathbf{V}_{\mathrm{Sw2}} = \mathbf{V}_{\mathrm{Sw}} \sim \mathbf{0} \tag{5}$$

Where,

 $V_{Sw1} = Voltage drop across switch S11$

 $V_{Sw2} = Voltage drop across switch S12$

Demagnetizing mode:

In this mode, for one phase, the voltage drop across one phase is described by (6).

$$V_{ph} = -V_{DC} - V_{FSw} \tag{6}$$

Where,

V_{FSw} - Forward voltage of the switch approximated to 0

Therefore,

$$V_{ph} = -V_{DC}$$

The voltage across the switches during chopping is shown in (7).

 $V_{sw1} = V_{Sw2} = V_{DC} + V_{FSw}$

The pulse-width modulation (PWM) technique is used to regulate the phase current, and the switching frequency corresponds to the frequency of the chopping switch current during that process. The chosen switching frequency does not change with rotor speed; it is always constant. Only this frequency type is involved in the calculation of power losses of the converter's switching components. A high switching frequency results in high switching loss.

4.5 Summary

The specifications of the motor, torque ripple in SRM, and the design procedures of DITC based torque hysteresis controller and asymmetric half bridge converter were explained.



Chapter 5

SIMULATION ANALYSIS AND HARDWARE APPROACH

This chapter discusses the simulation of the novel Asymmetric Half Bridge Converter with DC link based on DITC torque controller to reduce torque ripple simulated using MATLAB Simulink software. The hardware approach for the project is discussed.

5.1 Simulation analysis

A simulation model is developed for Asymmetric Half Bridge Converter based on DITC for torque ripple reduction in SRM drive using MATLAB Simulink software. The Simulink model of the same is represented in Fig. 5.1.



Fig. 5.1 MATLAB Simulink model of Novel Asymmetric Half Bridge Converter

The look-up table's inputs of rotor position and phase currents are used to determine the actual torque, which is compared to the reference torque. The switching signals are specified by the hysteresis controller. The control unit chooses the incoming and outgoing phases based on the rotor position and switching signals. To limit the overall torque, the information obtained from the current states of the incoming and outgoing phases dictates the subsequent states of both phases.

For the torque commutation, the discussed strategy for three consecutive phases is as tabulated in Table 5.1.

| Active Ph | Active Ph | Active Ph | Ph N-1 State | Ph N State | Ph N+1 State |
|--------------|--------------|--------------|-----------------|---------------|-----------------|
| N-1 | Ν | N+1 | | | |
| 0 | 0 | 0 | x | X | X |
| 1 | 0 | 0 | 1 0 | х | X |
| 1 | 1 | 0 | 1 0 -1 | 1 0 | x |
| 0 | 1 | 0 | -1 x | 1 0 | х |
| 0 | 1 | 1 | x | 1 0 -1 | 1 0 |
| 0 | 0 | 1 | х | -1 x | 1 0 |

Fig. 5.1 Strategy for torque commutation for three consecutive phases

Managing the torque of the excited phase allows the overall torque to be changed when just one of the motor phases is excited. When the measured torque is less than the reference and positive voltage is provided to the phase, the switching state S equals 1. If the measured torque exceeds the reference value, the switching state equals to -1, and the phase receives a negative voltage. The phase is said to be in a freewheeling mode when it is in a zero (0) condition. The overall torque of the motor is regulated by adjusting the torque of the two adjacent phases during the time it is in a two-phase conducting state, also known as phase commutation.

The feedback loop consists of three blocks, namely, speed control unit, torque estimation unit and hysteresis torque controller.

The speed control unit compares the actual speed of the motor with the reference value and the error signal is input to the hysteresis torque controller. The Simulink model of the same is as shown in Fig. 5.2. This error signal is also used to determine the position of the rotor so that the phase to be excited is determined.

The torque estimation unit compares the actual torque and the reference torque and sends the error signal to torque hysteresis controller.

The torque hysteresis controller takes input from both the blocks and determines the next phase to be excited. Based on the signals from speed control unit and torque estimation unit, by referring to the look up table, the switching signals are provided to the switches so that the required phase is excited.



5.2 Hardware implementation

The hardware prototype of the novel asymmetric half bridge converter with DC link is implemented for open loop operation. The PIC16F877A microcontroller is used to provide the switching pulses to the switches. MOSFETs are used for switching operation. A MOSFET driver TLP250 is used to amplify the pulses to the required value. The hardware specifications are as depicted.

5.2.1 Microcontroller

- Only 35 one-word commands, making programming simple.
- All instructions are single-cycle, with the exception of programme branches, which are two-cycle instructions.
- Operating speed: 200 ns for an instruction cycle and a clock input of 20 MHz.
- Higher limit of 8K x 14 words of Flash Program Memory, upper limit of 368 x 8 bytes of Data Memory (RAM) and utmost 256 x 8 bytes of EEPROM Data Memory.
- Pin out compatible to other 28-pin or 40/44-pin
- PIC16CXXX and PIC16FXXX family of microcontrollers.

• The microcontroller is as represented in Fig. 5.3.



Fig. 5.3 PIC16F877A microcontroller

5.2.2 Transformer

Two transformers of the rating 230/12V are used to provide power to the microcontroller and the converter circuit. A transformer basically increases or decreases the magnitude of voltage or current at the output keeping the frequency constant. The pictorial representation of the same is in Fig. 5.4.

FT

5.2.3 MOSFET

MOSFET stands for Metal Oxide Semiconductor Field Effect Transistor. MOSFETs are voltagecontrolled switches with high input impedance and high thermal stability. A 4N60 MOSFET is used in the proposed implementation which is depicted in Fig. 5.5.



Fig. 5.5 4N60 MOSFET

5.2.4 MOSFET driver

The MOSFET driver TLP250 amplifies the pulses generated by the microcontroller to 12V as required by the converter. It consists of two npn and one pnp transistor in Darlington circuitry for the operation. The same is depicted in Fig. 5.6.



The complete hardware setup of the proposed converter along with power and control circuitry is represented in Fig. 5.7.



Fig. 5.7 Hardware set up of the proposed novel converter for open loop operation

The hardware is implemented for open loop operation wherein the control circuit provides excitation for each of the eight phases consecutively. The additional DC link facilitates smooth magnetization and demagnetization of phases.

5.2.5 Power circuit for microcontroller

The microcontroller is supplied by a 230/12V transformer. A diode bridge rectifier and

electrolytic capacitor are connected to rectify and filter, respectively. The regulator connected converts the rectified 12V DC to 5V DC. The capacitor filter is connected to fine tune. The oscillator output signal is supplied to the microcontroller. An LED turns on for the time period that the Microcontroller is on. The circuit of the same is depicted in Fig. 5.8.



Fig. 5.8 Power circuit for microcontroller

5.3 Summary

The simulation models, specifications of hardware components and the implementation of the converter were discussed in this chapter.



Chapter 6

RESULTS AND DISCUSSIONS

This chapter discusses the simulation results of the closed loop operation of the proposed converter. The results of the open loop hardware implementation are also observed.

6.1 Simulation results

The rectifier circuit consisting of diode bridge rectifier converter 310V AC to 310V pulsating DC. This signal is input to the converter circuit. The output waveform of the rectifier is illustrated in Fig. 6.1.

The rectifier circuit consists of 4 diodes. The output of the same is pulsed DC of the same magnitude, i.e., 310V.



The motor speed is set at 900rpm. The flux, current, torque and speed waveforms at 900rpm using the proposed converter are shown in Fig. 6.2. The flux obtained is trapezoidal in shape as the current is distributed. The amplitude of the current is also reduced.



Fig. 6.2 Output waveforms at 900rpm using proposed converter

The flux, current, torque and speed waveforms at 1200rpm using the proposed converter are shown in Fig. 6.3. The flux waveform is trapezoidal in shape. The torque ripple is initially high, reduces gradually.



Fig. 6.3 Output waveforms at 1200rpm using proposed converter

The torque waveforms of the proposed converter along with the signal statistics at 900rpm and 1200rpm are shown in Fig. 6.4 (a) and Fig. 6.4 (b) respectively. The waveform represents the torque waveform at steady state. The transient shoot up can be reduced by incorporating changes in the design parameters.



| | <te (n*m)=""></te> | | ~ | |
|---|--------------------|------------|-------|---------|
| | ∓ ▼ Signal Sta | atistics | X M |] |
| | | Value | Time | |
| | Max | 1.929e+01 | 0.052 | |
| | Min | -1.127e+01 | 0.051 | |
| | Peak to Peak | 3.057e+01 | | |
| | Mean | 4.953e+00 | | |
| i | Median | 5.213e+00 | | |
| | RMS | 6.534e+00 | | <u></u> |
| | 1 | | | |

Fig. 6.4 (a) Torque waveform with signal statistics at 900rpm using proposed converter





A capacitor filter is added in parallel to the rectifier circuit to minimize the ripple content in the supply. The torque ripple is also considerably reduced because of this inclusion. The output waveforms including capacitor in the rectifier circuit is illustrated in Fig. 6.5.


Fig. 6.5 Output waveforms at 1200rpm using proposed converter including filter capacitor

The torque waveform of the proposed converter including filter capacitor along with the signal statistics at 1200 rpm is shown in Fig. 6.6. It can be inferred that the ripple in torque is considerably reduced by including filter capacitor.



Fig. 6.6 Torque waveform with signal statistics at 1200rpm including filter capacitor

The torque waveform of the conventional converter along with the signal statistics at 1200rpm is shown in Fig. 6.7.



The proposed converter has lesser ripple content when compared to conventional converters.

Fig. 6.7 Torque waveform with signal statistics at 1200rpm using conventional converter

The torque hysteresis controller provides the switching signals to the switches in each leg of the converter so as to magnetize the required phase appropriately. The output pulses of the controller to each leg of the converter is illustrated in Fig. 6.8.



Fig. 6.8 Output pulses of torque hysteresis controller

6.2 Hardware results

The input and output waveforms of the hardware implementation as seen using a DSO are illustrated in Fig. 6.9 and Fig. 6.10 respectively.

Input voltage: 12V, 50Hz



Fig. 6.9 Input voltage to the converter

When one of the phases of the stator are magnetized, the other phases are demagnetized. All phases are sequentially magnetized. In the Fig. 6.7, phase A is magnetized. During the time phase A is demagnetized, the remaining phases, phases B, C and D are magnetized.

| | Period 1: chan off 2: 661.9us Rise Time 1: chan off 2: 103.2us Fall Time 1: chan off 2: 597.3us Rise Time 1: chan off 2: 103.2us Duty Cycle |
|---|---|
| | 1: chan off 2: 91.48% |
| | ME BCH2 EDGE FDC |
| 6 m 100U | 0 13. 6914km2 |
| F ig. 6.10 Ou | itput voltage of the converter |
| 6.3 Numerical results | X 7 S |
| With conventional asymmetric half bridg | e converter: |
| Source : | 310V |
| Speed : | 1500 rpm |
| Stator poles : | 8 |
| Rotor poles : | 6 |
| Torque ripple = [(Tmax – Tmin)/Tavg] | |
| Torque ripple at 1200 rpm | $T \cup T \cup \mathcal{I}$ |
| Average torque ripple : | 28 |
| With proposed asymmetric half bridge co | onverter: |
| Source : | 310V |
| Speed : | 1500 rpm |
| Stator poles : | 8 |
| Rotor poles : | 6 |
| Torque ripple = [(Tmax – Tmin)/Tavg] | |
| Torque ripple at 900 rpm | |

| Average torque ripple | : | 6.169 |
|---------------------------|---|-------|
| Torque ripple at 1200 rpm | | |
| Average torque ripple | : | 5.931 |

The input to the hardware is 230V AC stepped down to 12V. the input to the converter is 12V DC. The output voltage observed is 12V for every phase consecutively.

6.3 Summary

The results of the simulation model in MATLAB Simulink were discussed including analysis of the waveforms. The voltage output of the hardware implementation was also analyzed.



Chapter 7

CONCLUSION AND FUTURE SCOPE

The primary control challenge with an SRM is the generation of torque that is ripple free. Presence of torque ripple causes undesired vibration and noise to be produced during the operation of the machine. The degree of torque ripple during operation is determined by the static properties and magnetization patterns of the various phases.

Various control methods are available to reduce the torque ripple in SRMs. Among them, modified control circuits, converter circuits, and modified design of stator and rotor are extensively used. These methods minimize the torque ripple but negatively affect other parameters. Therefore, it becomes extremely necessary to select the appropriate control scheme considering the tradeoff. The proposed project consists of a novel asymmetric half bridge converter based for reduction in torque ripple in SRM drive.

7.1 Conclusion

The conclusions drawn from the simulation and hardware analysis of the project are as stated.

- The simulation of Novel Asymmetric Half Bridge Converter is simulated using MATLAB Simulink software. The simulation results obtained using the proposed converter are compared with the results of the conventional Asymmetric Half Bridge Converter.
- The percentage of torque ripple obtained with proposed converter is 5.931 which is less when compared to the percentage of torque ripple obtained using conventional converter, i.e., 28.
- The proposed converter inherently improves the power factor as it distributes the current causing its amplitude to decrease.
- The hardware prototype of the proposed converter has been implemented for open loop operation. The input and the output are in accordance with theoretical expectations.

7.2 Future scope

The proposed project paves way for research to be conducted in the following aspects.

• Closed loop implementation of the converter must be carried out to better analyze the reduction in torque ripple.

• Research must be carried out to reduce the number of power electronics components required so that the converter is size and cost optimized.



References

- C. Zhang, S. H. Zhang and K. Wang, "A novel active boost power converter with application to torque ripple reduction control for switched reluctance motor," 2015 *IEEE International Conference on Applied Superconductivity and Electromagnetic Devices (ASEMD)*, 2015, pp. 173-174, doi: 10.1109/ASEMD.2015.7453521.
- [2] A. Ajan, J. Babu, M. Mohan, V. S. Nair and T. Babu, "Performance comparison of a bridge converter and a modified miller converter: Torque ripple minimization in switched reluctance motor," 2016 International Conference on Electrical, Electronics, and Optimization Techniques (ICEEOT), 2016, pp. 3581-3584, doi: 10.1109/ICEEOT.2016.7755373.
- [3] X. Deng, B. Mecrow, S. Gadoue and R. Martin, "A torque ripple minimization method for six-phase switched reluctance motor drives," 2016 XXII International Conference on Electrical Machines (ICEM), 2016, pp. 955-961, doi: 10.1109/ICELMACH.2016.7732641.
- [4] H. Ishikawa, D. Wang and H. Naitoh, "A new switched reluctance motor drive circuit for torque ripple reduction," *Proceedings of the Power Conversion Conference-Osaka* 2002 (Cat. No.02TH8579), 2002, pp. 683-688 vol.2, doi: 10.1109/PCC.2002.997601.
- [5] M. Dowlatshahi, S. M. S. Nejad and J. -W. Ahn, "Torque ripple minimization of switched reluctance motor using modified torque sharing function," 2013 21st Iranian Conference on Electrical Engineering (ICEE), 2013, pp. 1-6, doi: 10.1109/IranianCEE.2013.6599580.
- [6] Z. Sadeghi, S. M. Saghaiannezhad and A. Rashidi, "Power Factor Correction and Torque Ripple Reduction In SRM Drive Based On Vienna-Type Rectifier," 2020 11th Power Electronics, Drive Systems, and Technologies Conference (PEDSTC), 2020, pp. 1-6, doi: 10.1109/PEDSTC49159.2020.9088428.
- [7] M. Anand, V. Arunkumar, K. Krishnamurthy and B. Meenakshipriya, "Analysis and modeling of different types of converter in switched reluctance motor for reducing the torque ripple," 2015 International Conference on Innovations in Information, Embedded and Communication Systems (ICIIECS), 2015, pp. 1-6, doi: 10.1109/ICIIECS.2015.7192865.
- [8] Qingqing Yang, Mingyao Ma, Zhongyi Chang, Xing Zhang and Zhemin Lin, "Direct instantaneous torque control of switched reluctance motor with three-bridge five-level converter," 8th IET International Conference on Power Electronics, Machines and Drives (PEMD 2016), 2016, pp. 1-6, doi: 10.1049/cp.2016.0332.
- [9] J. D. Widmer, B. C. Mecrow, C. M. Spargo, R. Martin and T. Celik, "Use of a 3 phase full bridge converter to drive a 6 phase switched reluctance machine," *6th IET International Conference on Power Electronics, Machines and Drives (PEMD 2012)*, 2012, pp. 1-6, doi: 10.1049/cp.2012.0260.

[10] N. S. Gameiro and A. J. Marques Cardoso, "Fault Tolerant Control Strategy of SRM Drives," 2008
International Symposium on Power Electronics, Electrical Drives, Automation and Motion, 2008, pp. 301-306, doi: 10.1109/SPEEDHAM.2008.4581086.

[11] Q. Sun, J. Wu, C. Gan, M. Shen and Y. Hu, "Investigation of direct torque control and torque sharing function strategy for switched reluctance motor applications," 2015 *18th International Conference on Electrical Machines and Systems (ICEMS)*, 2015, pp. 864-868, doi: 10.1109/ICEMS.2015.7385156.

[12] W. Sunqing, Z. Dalin and C. He, "The optimized design of power conversion circuit and drive circuit of switched reluctance drive," 2016 *12th IEEE International Conference on Control and Automation (ICCA)*, 2016, pp. 859-864, doi: 10.1109/ICCA.2016.7505386.

[13] P. Chancharoensook and M. F. Rahman, "Modification of a switching strategy for asymmetric half-bridge converters for switched reluctance motor drives," *The Fifth International Conference on Power Electronics and Drive Systems*, 2003. PEDS 2003., 2003, pp. 932-937 Vol.2, doi: 10.1109/PEDS.2003.1283093.

[14] Y. Hu, S. Chen, D. Sun and Z. Kang, "Implementation of Variable Structure of a Dual-Mode Switched Reluctance Motor by Using Asymmetric Half-Bridge Topology," 2020 IEEE 9th International Power Electronics and Motion Control Conference (IPEMC2020-ECCE Asia), 2020, pp. 467-471, doi: 10.1109/IPEMC-ECCEAsia48364.2020.9368016.

[15] M. Guan, C. Liu and K. Wang, "A Novel Low-Cost and High-Performance Converter Topology for Six-Phase SRM," 2016 IEEE Vehicle Power and Propulsion Conference (VPPC), 2016, pp. 1-5, doi: 10.1109/VPPC.2016.7791587.

[16] Qingqing Yang, Mingyao Ma, Zhongyi Chang, Xing Zhang and Zhemin Lin, "Direct instantaneous torque control of switched reluctance motor with three-bridge five-level converter," *8th IET International Conference on Power Electronics, Machines and Drives (PEMD 2016)*, 2016, pp. 1-6, doi: 10.1049/cp.2016.0332.

[17] G. Han and H. Chen, "Improved Power Converter of SRM Drive for Electric Vehicle With Self-Balanced Capacitor Voltages," in *IEEE Transactions on Transportation Electrification*, vol. 7, no. 3, pp. 1339-1348, Sept. 2021, doi: 10.1109/TTE.2020.3037111.

[18] Y. Hu, T. Wang and W. Ding, "Performance Evaluation on a Novel Power Converter With Minimum Number of Switches for a Six-Phase Switched Reluctance Motor," in *IEEE Transactions on Industrial Electronics*, vol. 66, no. 3, pp. 1693-1702, March 2019, doi: 10.1109/TIE.2018.2840480.

[19] M. Guan, C. Liu, S. Han and X. Sun, "Analysis of Midpoint Current Characteristics for Novel Six-Phase N+2 Power Converter in Different Working Condition," in IEEE Access, vol. 8, pp. 105104-105117, 2020, doi: 10.1109/ACCESS.2020.2999933.

[20] Xu Deng, B. Mecrow and S. Gadoue, "A novel converter topology for 6 phase switched reluctance motor

drives," IECON 2013 - *39th Annual Conference of the IEEE Industrial Electronics Society*, 2013, pp. 268-273, doi: 10.1109/IECON.2013.6699147.

[21] X. Deng and B. Mecrow, "A Direct Energy Control Technique for Torque Ripple and DC-link Voltage Ripple Reduction in Switched Reluctance Drive Systems," 2020 *International Conference on Electrical Machines (ICEM)*, 2020, pp. 2035-2040, doi: 10.1109/ICEM49940.2020.9270705.

[22] R. Shahbazi, S. M. Saghaiannezhad and A. Rashidi, "A New Converter Based On DITC for improving Torque Ripple and Power Factor in SRM Drives," 2020 11th Power Electronics, Drive Systems, and Technologies Conference (PEDSTC), 2020, pp. 1-5, doi: 10.1109/PEDSTC49159.2020.9088459.

[23] Shahabi, A., Rashidi, A. and Saghaian-Nejad, S.M., 2013, May. Torque ripple reduction of SRM drives below the base speed using commutation angles control. In 2013 21st Iranian Conference on Electrical Engineering (ICEE) (pp. 1-6). IEEE.

 [24] N. Yan, X. Cao and Z. Deng, "Direct Torque Control for Switched Reluctance Motor to Obtain High Torque– Ampere Ratio," in *IEEE Transactions on Industrial Electronics*, vol. 66, no. 7, pp. 5144-5152, July 2019, doi: 10.1109/TIE.2018.2870355.

[25] Weiss, C.P., Schoeler, S. and De Doncker, R.W. (2019), "Direct instantaneous torque control for switched reluctance machines considering mutual coupling", *The Journal of Engineering*, 2019: 3701-3704.

[26] S. Wang, Z. Hu and X. Cui, "Research on Novel Direct Instantaneous Torque Control Strategy for Switched Reluctance Motor," in IEEE Access, vol. 8, pp. 66910-66916, 2020, doi: 10.1109/ACCESS.2020.2986393.

[27] Q. Sun, J. Wu and C. Gan, "Optimized Direct Instantaneous Torque Control for SRMs With Efficiency Improvement," in *IEEE Transactions on Industrial Electronics*, vol. 68, no. 3, pp. 2072-2082, March 2021, doi: 10.1109/TIE.2020.2975481.

[28] Liang, J., Lee, D.H. and Ahn, J.W., 2009. "Direct instantaneous torque control of switched reluctance machines using 4-level converters". *IET electric power applications*, 3(4), pp.313-323.

[29] Ai-de, X., Xianchao, Z., Kunlun, H. and Yuzhao, C., 2018. "Torque-ripple reduction of SRM using optimised voltage vector in DTC". *IET Electrical Systems in Transportation*, 8(1), pp.35-43.

[30] Hanbing Yang, Aide Xu, Jianping Cheng, and Jinghao Sun, "Torque Ripple Online Optimization of Switched Reluctance Motor Based on Torque Slope Characteristics," *Progress In Electromagnetics Research* M, Vol. 104, 111-122, 2021.

Appendix A

Datasheets



4N60

Power MOSFET

ABSOLUTE MAXIMUM RATINGS (T_c = 25°C, unless otherwise specified)

| PARAMETER | SYMBOL | RATINGS | UNIT |
|--|-----------------|------------|------------|
| Drain-Source Voltage | VDSS | 600 | V |
| Gate-Source Voltage | Vgss | ±30 | V |
| Avalanche Current - (Note 1) | I _{AR} | 4.4 | Α |
| Continuous Drain Current T _C = 25°C | | 4.0 | Α |
| T _C = 100°C | 0 | 2.8 | Α |
| Pulsed Drain Current, T _P Limited by T _{JMAX} - (Note 1) | IDM | 16 | A |
| Avalanche Energy, Single Pulsed (Note 2) | EAS | 260 | mJ |
| Avalanche Energy, Repetitive, Limited by TJMAX | EAR | 10.6 | mJ |
| Peak Diode Recovery dv/dt (Note 3) | dv/dt | 4.5 | V/ns |
| Power Dissipation (T _C = 25°C) | Pp | 106 | w |
| Junction Temperature | TJ | +150 | °C |
| Storage Temperature | Tero | -55 ~ +150 | 3 ° |

Note Absolute maximum ratings are those values beyond which the device could be permanently damaged. Absolute maximum ratings are stress ratings only and functional device operation is not implied.

THERMAL DATA

| PARAMETER | SYMBOL | MIN | TYP | MAX | UNIT |
|---------------------|-----------------|-----|-----|------|------|
| Junction-to-Ambient | θμΑ | | | 62.5 | °C/W |
| Junction-to-Case | θ _{JC} | | | 3 | °C/W |
| Case-to-Sink | θ _{cs} | | 0.5 | | °C/W |

ELECTRICAL CHARACTERISTICS (T_c =25°C, unless otherwise specified)

| | | | | | _ | | |
|----------------------------------|---------|---------------------|--|-----|-----|------|------|
| PARAMETER | | SYMBOL | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
| Off Characteristics | | | | | | | |
| Drain-Source Breakdown Voltage | | BVDSS | V _{GS} = 0 V, I _D = 250 µA | 600 | | | V |
| Drain Course Lookage Current | | | V _{DS} = 600 V, V _{GS} = 0 V | | | 10 | μA |
| Drain-Source Leakage Current | | IDSS | V _{DS} = 480 V, T _C = 125°C | | | 100 | μA |
| Cata Course Leakage Current | Forward | 1 | V _{GS} = 30 V, V _{DS} = 0 V | | | 100 | nA |
| Gale-Source Leakage Current | Reverse | GSS | V _{GS} = -30 V, V _{DS} = 0 V | | | -100 | nA |
| Breakdown Voltage Temperature | | A DV | L = 250 vA Referenced to 25°C | | 0.0 | | VIEC |
| Coefficient | | ·· DVDS9/ ·· 1J | ID = 250 pA, Referenced to 25 C | | 0.0 | | w/C |
| On Characteristics | | _ | | | _ | _ | |
| Gate Threshold Voltage | | VGS(TH) | V _{DS} = V _{GS} , I _D = 250 μA | 2.0 | | 4.0 | V |
| Drain-Source On-State Resistance | | R _{DS(ON)} | V _{GS} = 10 V, I _D = 2.2 A | | | 2.5 | Ω |
| Forward Transconductance | | QFS | V _{DS} = 50 V, I _D = 2.2 A (Note 4) | | 4.0 | | S |
| Dynamic Characteristics | | | | | | | |
| Input Capacitance | | Ciss | | | 520 | 670 | pF |
| Output Capacitance | | Coss | V _{DS} = 25 V, V _{GS} = 0 V, f = 1MHz | | 70 | 90 | pF |
| Reverse Transfer Capacitance | | CRSS | | | 8 | 11 | pF |
| Switching Characteristics | | | | | | | |
| Tum-On Delay Time | | t _{D(ON)} | | | 13 | 35 | ns |
| Tum-On Rise Time | | tR | V _{DD} = 300V, I _D = 4.0 A, R _G = 25Ω | | 45 | 100 | ns |
| Tum-Off Delay Time | | t _{D(OFF)} | (Note 4, 5) | | 25 | 60 | ns |
| Tum-Off Fall Time | | te | | | 35 | 80 | ns |
| Total Gate Charge | | QG | V = 4800 L = 4.00 V = 40.V | | 15 | 20 | nC |
| Gate-Source Charge | | Q _{GS} | VDS= 400V,ID= 4.0A, VGS= 10 V | | 3.4 | | nC |
| Gate-Drain Charge | | Qpp | (NOTE 4, 5) | | 7.1 | | nC |

UNISONIC TECHNOLOGIES CO., LTD

2 of 8 gw-R502-061,E

4N60

Power MOSFET

ELECTRICAL CHARACTERISTICS(Cont.)

| PARAMETER | SYMBOL | TEST CONDITIONS | MIN | TYP | MAX | UNIT | | | |
|--|-----------------|--|-----|-----|------|------|--|--|--|
| Source- Drain Diode Ratings and Characteristics | | | | | | | | | |
| Drain-Source Diode Forward Voltage | Vsp | V _{GS} = 0 V, I _S = 4.4 A | | | 1.4 | V | | | |
| Maximum Continuous Drain-Source Diode Forward Current | Is | | | | 4.4 | Α | | | |
| Maximum Pulsed Drain-Source Diode Forward Current | I _{SM} | | | | 17.6 | Α | | | |
| Reverse Recovery Time | t _{RR} | V _{GS} = 0 V, I _S = 4.4 A, | | 250 | | ns | | | |
| Reverse Recovery Charge | Q _{RR} | dl _F /dt = 100 A/µs (Note 4) | | 1.5 | | μC | | | |

Notes: 1. Repetitive Rating : Pulse width limited by T_J

2. L = 25mH, I_{AS} = 4.4A, V_{DD} = 50V, R_G = 25 $\Omega,$ Starting T_J = 25°C

I_{SD} ≤ 4.4A, di/dt ≤200A/µs, V_{DD} ≤ BV_{DSS}, Starting T_J = 25°C

Pulse Test: Pulse width ≤ 300µs, Duty cycle ≤ 2%

5. Essentially independent of operating temperature



3 of 8 gw-R502-061,E



TOSHIBA

TLP250

Absolute Maximum Ratings (Ta = 25°C)

| | Characteristic | | Symbol | Rating | Unit |
|--------|--|------------------|-----------------------------|--------|---------|
| | Forward current | | I _F | 20 | mA |
| | Forward current derating (Ta ≥ 70°C) | | ΔI _F / ΔTa | -0.36 | mA / °C |
| 8 | Peak transient forward curent | (Note 1) | IFPT | 1 | Α |
| | Reverse voltage | | VR | 5 | v |
| | Junction temperature | | Tj | 125 | °C |
| | "H"peak output current ($P_W \le 2.5 \mu s, f \le 15 kHz$) | (Note 2) | IOPH | -1.5 | Α |
| | "L"peak output current (P _W ≤ 2.5µs,f ≤ 15kHz) | (Note 2) | IOPL | +1.5 | Α |
| | Output unitsees | (Ta ≤ 70°C) | N- | 35 | |
| 5 | Output voitage | (Ta = 85°C) | ۷Ŭ | 24 | v |
| tect i | Quanhundhana | (Ta ≤ 70°C) | | 35 | v |
| ă | Suppry vortage | (Ta = 85°C) | VCC | 24 | |
| | Output voltage derating (Ta ≥ 70°C) | | ΔV _O /ΔTa | -0.73 | V/°C |
| | Supply voltage derating (Ta ≥ 70°C) | | $\Delta V_{CC} / \Delta Ta$ | -0.73 | V/°C |
| | Junction temperature | | Tj | 125 | °C |
| Oper | ating frequency | f | 25 | kHz | |
| Oper | ating temperature range | Topr | -20~85 | °C | |
| Stora | ge temperature range | T _{stg} | -55~125 | °C | |
| Lead | soldering temperature (10 s) | (Note 4) | T _{sol} | 260 | °C |
| Isolat | ion voltage (AC, 1 min., R.H.≤ 60%) | (Note 5) | BVS | 2500 | Vrms |

Note 1: Pulse width P_W ≤ 1µs, 300pps

- Note 2: Exporenential waveform
- Note 3: Exporenential waveform, IOPH ≤ -1.0A(≤ 2.5µs), IOPL ≤ +1.0A(≤ 2.5µs)
- Note 4: It is 2 mm or more from a lead root.
- Note 5: Device considerd a two terminal device: Pins 1, 2, 3 and 4 shorted together, and pins 5, 6, 7 and 8 shorted together.
- Note 6: A ceramic capacitor(0.1µF) should be connected from pin 8 to pin 5 to stabilize the operation of the high gain linear amplifier. Failure to provide the bypassing may impair the switching proparty. The total lead length between capacitor and coupler should not exceed 1cm.

Recommended Operating Conditions

| Characteristic | Symbol | Min. | Тур. | Max. | | Unit | | |
|----------------------------|------------------------------------|------|------|------|----|------|--|----|
| Input current, on (Note 7) | IF(ON) | 7 | 8 | 10 | | 10 | | mA |
| Input voltage, off | V _{F(OFF)} | 0 | 1 | 0.8 | | v | | |
| Supply voltage | Vcc | 15 | - | 30 | 20 | v | | |
| Peak output current | I _{OPH} /I _{OPL} | - | _ | ±0.5 | | Α | | |
| Operating temperature | Topr | -20 | 25 | 70 | 85 | °C | | |

Note 7: Input signal rise time (fall time) < 0.5 µs.

2

TOSHIBA

TLP250

| Characte | eristic | Symbol | Test Cir- cuit | Test C | ondition | Min. | Typ.* | Max. | Unit |
|---|-----------------|----------------------|----------------------|--|---|--------------------|------------------|-------|-------|
| Input forward voltage | • | VF | - | IF = 10 mA , T | a = 25°C | | 1.6 | 1.8 | V |
| Temperature coeffici forward voltage | ent of | ΔV _F /ΔTa | - | I _F = 10 mA | | I | -2.0 | - | mV/°C |
| Input reverse current | 1 | l _R | - | V _R = 5V, Ta = | 25°C | | - | 10 | μA |
| Input capacitance | | Ст | - | V = 0 , f = 1M | Hz , Ta = 25°C | - | 45 | 250 | pF |
| Output current | "H" level | ЮРН | 3 | V _{CC} = 30V | I _F = 10 mA V ₈₋₆ = 4V | -0.5 | -1.5 | - | |
| Caparcaren | "L" level | IOPL | 2 | (*1) | IF = 0 V ₆₋₅ = 2.5V | 0.5 | 2 | - | |
| Output voltage | "H" level | VOH | 4 | V _{CC1} = +15V, R _L = 200Ω, I _F | V _{EE1} = -15V = 5mA | 11 | 12.8 | - | × |
| Culput Voltage | "L" level | Vol | 5 | V _{CC1} = +15V, V _{EE1} = -15V R _L = 2000, V _F = 0.8V | | - | -14.2 | -12.5 | |
| | "H" level | ССН | _ | V _{CC} = 30V, I _F Ta = 25°C | = 10mA | - | 7 | - | |
| Supply current | | | | V _{CC} = 30V, I _F | = 10mA | - | - | 11 | |
| Suppry current | "L" level | ICCL | _ | V _{CC} = 30V, I _F Ta = 25°C | = 0mA | - | 7.5 | - | ma |
| | | | | V _{CC} = 30V, I _F | = 0mA | - | _ | 11 | |
| Threshold input current | "Output L→H" | IFLH | - | V _{CC1} = +15V, V _{EE1} = -15V R _L = 200Ω, V _O > 0V | | - | 1.2 | 5 | mA |
| Threshold input voltage | "Output H→L" | IFHL | - | V _{CC1} = +15V, V _{EE1} = -15V R _L = 200Ω, V _O < 0V | | 0.8 | - | - | v |
| Supply voltage | | Vcc | - | | | 10 | - | 35 | V |
| Capacitance (input-output) | | Cs | - | V _S = 0 , f = 1N Ta = 25°C | /Hz | - | 1.0 | 2.0 | pF |
| Resistance(input-ou | tput) | Rs | - | V _S = 500V , T R.H.≤ 60% | a = 25°C | 1×10 ¹² | 10 ¹⁴ | - | Ω |

3

Electrical Characteristics (Ta = -20~70°C, unless otherwise specified)

* All typical values are at Ta = 25°C (*1): Duration of I_O time ≤ 50µs

2004-06-25

TOSHIBA

TLP250

Switching Characteristics (Ta = -20~70°C , unless otherwise specified)

| Characteristic | | Symbol | Test Cir- cuit | Test Condition | Min. | Typ.* | Max. | Unit |
|--|---|------------------|----------------------|--|------|--------|------|--------|
| Propagation | L→H | tрLH | | | - | 0.15 | 0.5 | |
| delay time | H→L | 1 _{pHL} | 6 | IF = 8mA (Note 7) | - | 0.15 | 0.5 | |
| Output rise time Output fall time | | tr | ľ | $R_L = 200\Omega$ | - | - | - | μ» |
| | | tr |] | | - | - | - | |
| Common mode transier immunity at high level output | Common mode transient mmunity at high level C_{MH} 7 V_{CM} = 600V, I_F = 8mA V_{CC} = 30V, Ta = 25°C | | -5000 | - | - | V / µs | | |
| Common mode transient immunity at low level output | | C _{ML} | 7 | V _{CM} = 600V, I _F = 0mA V _{CC} = 30V, Ta = 25°C | 5000 | - | - | V / µs |

4

* All typical values are at Ta = 25°C

Note 7: Input signal rise time (fall time) < 0.5 µs.

2004-06-25













Volume: 09 Issue: 06 | Jun 2022 www.irjet.net

- Phase overlap control must be permitted.
- The energy from demagnetization must be utilized by sending it back to source and/or using it in next phase.
- Sufficient high negative voltage must be generated to demagnetize the off going phase quickly thereby reducing demagnetization time.
- Switching frequency and its losses must be mitigated by operating in freewheeling mode.
- High positive voltage excitation must be given to increase the phase current so that output power is improved.

2. CLASSIFICATION OF POWER CONVERTER TOPOLOGIES

Power converters for SRM drives are classified mostly depending on the type of switching employed. There are two categories based on the type of switching: Hard switched converters and Soft switched converters. The sub types in each of these categories is illustrated in Fig. 2.1.



Fig - 2.1: Classification of power converter topologies

3. BRIDGE CONVERTERS

These converter topologies consist of diodes and switches. They are basically derived from H-Bridge converter topology and stand out owing to their simple structure and controllability. The different types of Bridge Converters are explained below with their circuit diagrams, benefits, and drawbacks.

3.1 Asymmetric Half Bridge Converter

In this type of converter configuration, if there are q motor phases, the converter consists of 2q active switches. The

© 2022, IRJET - 1 Impact Factor value: 7.529 circuit of the same is as shown in Fig. 3.1. When soft switched, the converter provides for operation in 3 different modes: Magnetization, Demagnetization and Free-wheeling mode. When hard switched, it operates in only two, i.e., Magnetization and Demagnetization modes.

Advantages:

- Maximum flexibility as the upper and lower switches can be controlled independently.
- The converter has the same efficiency in Magnetisation mode as in case of Demagnetisation mode.
- The winding is in series between the two switches. Thus, in case of a short circuit fault, the inductance of the windings limits the current rise thereby providing sufficient time to the protective devices to locate and isolate the fault.

Disadvantages:

- The number of power electronic devices per phase is high.
- In case of low voltage operations, the total forward voltage drop of the two switches may be significant when compared to the available DC voltage.
- Voltage ripple is very significant due to the magnetisation and demagnetisation of the phase winding which necessitates the use of a large capacitor to filter it out.





3.2 Shared Switch Converter

ISO 9001:2008 Certified Journal

This converter configuration is similar to Asymmetric Half Bridge Converter but differs in the fact that the power electronic devices like the switch and the diode are shared between different phases in Shared Switch Converter unlike Asymmetric Half Bridge Converter. It is also called Miller Converter. The general version makes use of q+1 switches where q is the number of phases. Analogous to Asymmetric Half Bridge Converter, Shared Switch Converter operates in

Page 2046



International Research Journal of Engineering and Technology (IRJET) e-ISSN: 2395-0056 www.irjet.net p-ISSN: 2395-0072

Disadvantages:

- As the number of power electronics devices used is more, it suffers from underutilisation of devices.
- The cost of the converter is comparatively high because of the inclusion of more devices and the driving circuits corresponding to them.



Fig - 3.4: Full Bridge Converter

3. CONCLUSIONS

A comprehensive review of different types of Bridge Converter circuits for SRMs has been discussed. Each of the topologies have their own merits and limitations. The choice of the converter mainly depends on the type of application and requirements. For automotive application, the Asymmetric Bridge Converter is advantageous because of its inherent scope for short circuit protection and greater fault tolerance. The performance in all three modes, namely, magnetization, Demagnetization and Freewheeling, is satisfactory. These benefits make up for the drawbacks associated. These are the reasons owing to which this configuration is widely accepted.

REFERENCES

- Bostanci, E.; Moallem, M.; Parsapour, A.; Fahimi, B. Opportunities and challenges of switched reluctance motor drives for electric propulsion: A comparative study. IEEE Trans. Transp. Electrif. 2017, 3, 58–75.
- [2] Pires, Vitor & Pires, A. J. & Cordeiro, Armando & Foito, Daniel. (2020). A Review of the Power Converter Interfaces for Switched Reluctance Machines. Energies. 13. 3490. 10.3390/en13133490.
- [3] S. J. Watkins, J. Corda and L. Zhang, "Multilevel asymmetric power converters for switched reluctance machines," 2002 International Conference on Power Electronics, Machines and Drives (Conf. Publ. No. 487), 2002, pp. 195-200, doi: 10.1049/cp:20020113.
- [4] O. Ellabban and H. Abu-Rub, "Switched reluctance motor converter topologies: A review," 2014 IEEE International Conference on Industrial Technology

- 1

© 2022, IRJET

Impact Factor value: 7.529

(ICIT), 2014, pp. 840-846, doi: 10.1109/ICIT.2014.6895009.

- [5] A. Ajan, J. Babu, M. Mohan, V. S. Nair and T. Babu, "Performance comparison of a bridge converter and a modified miller converter: Torque ripple minimization in switched reluctance motor," 2016 International Conference on Electrical, Electronics, and Optimization Techniques (ICEEOT), 2016, pp. 3581-3584, doi: 10.1109/ICEEOT.2016.7755373.
- [6] S. Rajendra Thakare and S. V. Patil, "Speed Control Strategy of Switched Reluctance Motor Drive Using Asymmetric Bridge Converter Topology," 2019 4th International Conference on Recent Trends on Electronics, Information, Communication & Technology (RTEICT), 2019, pp. 313-317, doi: 10.1109/RTEICT46194.2019.9016716.
- [7] M. Thakre, J. Mane and V. Hadke, "Performance Analysis of SRM Based on Asymmetrical Bridge Converter For Plug-in Hybrid Electric Vehicle," 2020 International Conference on Power, Energy, Control and Transmission Systems (ICPECTS), 2020, pp. 1-6, doi: 10.1109/ICPECTS49113.2020.9337059.
- [8] Inderka, R.B.; Menne, M.; De Doncker, R.W. Control of switched reluctance drives for electric vehicle applications. IEEE Trans. Ind. Electron. 2002,49,48–53.
- [9] Kamalakannan, C.; Kamaraj, V.; Paramasivam, S.; Paranjothi, S.R. Switched reluctance machine in automotive applications—A technology status review. In Proceedings of the 2011 1st International Conference on Electrical Energy Systems (ICEES), Newport Beach, CA, USA, 3–5 January 2011; pp. 187–197.
- [10] Ahn, J.W.; Liang, J.; Lee, D.H. Classification and analysis of switched reluctance converters. J. Electr. Eng. Technol. 2010, 5, 571–579.
- [11] Mahmoud, S.M.; El-Sherif, M.Z.; Abdel-Aliem, E.S.; Nashed, M.N. Studying different types of power converters fed switched reluctance motor. Int. J. Electron. Electr. Eng. 2013, 1, 281–290.
- [12] Krishnan, R.; Materu, P.N. Analysis and design of a lowcost converter for switched reluctance motor drives. IEEE Trans. Ind. Appl. 1993, 29, 320–327.

ISO 9001:2008 Certified Journal

| Page 2048

2021-22

e-ISSN: 2395-0056 p-ISSN: 2395-0072 Power Converter Configurations for Switched Reluctance Motors: A Editor in Chief International Research Journal of Engineering and Technology (N F published in our Sound Notume 9 Soure 6 June 2022 E-mail In recognition the publication of the manuscript entitled To hereby availing this certificate to (An ISO 9001 : 2008 Certified Journal) Shambhavi KN www.irjet.net Review inpact Factor: 7.529

| ORIGIN | ALITY REPORT | | | |
|-------------|---|--|--|-----------------------------|
| 1 SIMIL/ | 5% ARITY INDEX | 2% INTERNET SOURCES | 13% PUBLICATIONS | 1% STUDENT PAPERS |
| PRIMAR | Y SOURCES | | | |
| 1 | Reza Sha Saghaian Converte Torque F Drives", Systems (PEDSTC Publication | ahbazi, Sayed M nnezhad, Amir F er Based On DIT Ripple and Powe 2020 11th Powe , and Technolog), 2020 | lorteza Rashidi. "A Nev IC for improvi er Factor in SR er Electronics, gies Conferenc | w ng M Drive ce |
| 2 | Hanbing Jinghao S OPTIMIZ MOTOR CHARAC Electrom Publication | Yang, Aide Xu, Sun. "TORQUE F ATION OF SWIT BASED ON TOR TERISTICS", Pro nagnetics Resea | Jianping Chen RIPPLE ONLIN CHED RELUCT QUE SLOPE gress In rch M, 2021 | ^{g,} З галсе |
| 3 | Lecture Publication | Notes in Electric | cal Engineerin | ^{g, 2015.} 2 |
| 4 | WWW.COU | ursehero.com | | 1 |
| 5 | Anand, M and B. M | и., V. Arunkuma leenakshipriya. | ar, K. Krishnan "Analysis and | nurthy, 1 |



2021-22

| 10 | Wong, K.F., K.W.E. Cheng, and S.L. Ho. "Four- quadrant instantaneous torque control of switched reluctance machine at low speed based on co-energy control", IET Electric Power Applications, 2009. Publication | <1 % |
|----|---|------|
| 11 | repository.ntu.edu.sg | <1% |
| 12 | JIn-Woo Ahn. "Chapter 8 Switched Reluctance Motor", IntechOpen, 2011 Publication | <1 % |
| 13 | Shoujun Song, Chenfan Peng, Zhenchao Guo, Ruiqing Ma, Weiguo Liu. "Direct Instantaneous Torque Control of Switched Reluctance Machine Based on Modular Multi-Level Power Converter", 2019 22nd International Conference on Electrical Machines and Systems (ICEMS), 2019 Publication | <1 % |
| 14 | W RIBBENS. "Microcomputer Instrumentation and Control", Understanding Automotive Electronics, 2003 Publication | <1 % |
| 15 | Guoqiang Han, Hao Chen. "Improved Power Converter of SRM Drive for Electric Vehicle with Self-balanced Capacitor Voltages", IEEE | <1% |



| 21 | Y. Panov, M.M. Jovanovic. "Design and performance evaluation of low-voltage/high- current DC/DC on-board modules", IEEE Transactions on Power Electronics, 2001 Publication | <1% |
|----|--|--------------------|
| 22 | www.ijert.org | < <mark>1</mark> % |
| 23 | Ding, Wen, Yanfang Hu, and Luming Wu. "Comparative evaluation of voltage space vector control and direct instantaneous torque control for switched reluctance motor drives", 2014 17th International Conference on Electrical Machines and Systems (ICEMS), 2014. Publication | < <mark>1</mark> % |
| 24 | Ma Hongbo, Li Hongmei, Liu Liwen, Ma Mingna, Chen Zhiwei. "SRM Design Based on the Sequence Subspace Multi-Objective Optimization", 2018 21st International Conference on Electrical Machines and Systems (ICEMS), 2018 Publication | <1% |
| 25 | B.C. Mecrow, E.A. El-Kharashi, J.W. Finch, A.G. Jack. "Preliminary Performance Evaluation of Switched Reluctance Motors With Segmental Rotors", IEEE Transactions on Energy Conversion, 2004 | <1% |

| 26 | C. Rajakumar, P. Kodanda Rama Rao, G. Reddy Babu, A. Sreenivasulu. "Experimental and numerical prediction of California bearing ratio of expansive soil stabilized by bagasse ash and geotextile reinforcement", IOP Conference Series: Earth and Environmental Science, 2021 Publication | <1% |
|----|--|-----|
| 27 | Yufei Li, Fei Diao, Yue Zhao. "A Generic Two- Vector Model Predictive Control for Hybrid Multilevel Converters", IEEE Journal of Emerging and Selected Topics in Power Electronics, 2021 Publication | <1% |
| 28 | ir.canterbury.ac.nz Internet Source | <1% |
| 29 | Ireneusz Moson, Andrzej Wilk. "Lagrange's energy method based approach for switched reluctance drive systems modelling", 2007 European Conference on Power Electronics and Applications, 2007 Publication | <1% |
| 30 | Mingyao Ma, Kexiang Yuan, Qingqing Yang, Shuying Yang. "Open-circuit fault-tolerant control strategy based on five-level power converter for SRM system", CES Transactions on Electrical Machines and Systems, 2019 Publication | <1% |

| 31 | Sangyuk "Sensor- inductar reluctan Energy (Publication | ^{f.} < 1 % | | | | | |
|--------|---|--|---|--|--|--------------|--|
| 32 | 32 M. Barnes, C. Pollock. "Power electronic converters for switched reluctance drives", IEEE Transactions on Power Electronics, 1998 Publication | | | | | | |
| 33 | M Prave mobile p 2012 Th Comput Technol Publication | een Kuma physiolog ird Intern ing, Com logies (ICC | ir, G Pra ical mea national munical CCNT'12 | deep. "Aut asurement Conferenc tion and N 2), 2012 | tomated system", e on etworking | < 1 % | |
| Exclud | le quotes le bibliography | Off Off | | Exclude matche | s Off | | |
| | | | | | | | |



RV Educational Institutions[®] RV College of Engineering[®]

Autonomous Institution Affiliated to Visvesvaraya Technological University, Belagavi Approved by AICTE, New Delhi, Accredited By NAAC, Bengaluru And NBA, New Delhi Go, change the world

Major Project: Phase-II Report

on

DESIGN AND IMPLEMENTATION OF BATTERY MANAGEMENT SYSTEM USING PASSIVE CELL BALANCING

18MPE41

Submitted by YOGALAKSHMI R USN: 1RV20EPE18

Under the Guidance

of

Suresha C Assistant Professor, Electrical & Electronics Engg. Dept. RV College of Engineering Bengaluru – 560059 Kappala Venkateswarulu Manager, R & D Advance Engineering Team Ampere Electric Vehicles. Bengaluru – 560045

Submitted in partial fulfillment of the requirements for the award of degree of

MASTER OF TECHNOLOGY in POWER ELECTRONICS

DEPARTMENT OF ELECTRICAL AND ELECTRONICS ENGINEERING

2021-22



RV COLLEGE OF ENGINEERING®

(Autonomous Institution Affiliated to Visvesvaraya Technological University, Belagavi)

DEPARTMENT OF ELECTRICAL AND ELECTRONICS ENGINEERING

Bengaluru - 560059



CERTIFICATE

Certified that the project work titled "Design and Implementation of Battery Management System using Passive Cell Balancing" carried out by Yogalakshmi R, USN: 1RV20EPE18, a bonafide student of RV College of Engineering, Bengaluru in partial fulfilment for the award of Master of Technology in Power Electronics of RV College of Engineering, Bengaluru, affiliated to Visvesvaraya Technological University, Belagavi, during the year 2021-22. It is certified that all corrections/suggestions indicated for internal assessment have been incorporated in the report deposited in the departmental library. The project report has been approved as it satisfies the academic requirement in respect of project work prescribed for the said degree.

Sunt - C 18/07/2022 Suresha C

Assistant Professor, Department of Electrical & Electronics Engineering, RVCE, Bengaluru - 59

Name of the Examiners

1.

Sublamour Dr. K. N. Subramanya Š. G. Srivaňi

Head of Department, Department of Electrical& Electronics Engineering, RVCE, Bengaluru - 59

Prof. & Head Department Electrical &

Electronics Engineering R.V. College of Engineering Bengaluru-560 059

Dr. K. N. Subramanya Principal, RVCE, Bengaluru - 59

PRINCIPAL RV COLLEGE OF ENGINEERING BENGALURU - 560 059

RV COLLEGE OF ENGINEERING®,

(Autonomous Institution Affiliated to Visvesvaraya Technological University, Belagavi)

DEPARTMENT OF ELECTRICAL AND ELECTRONICS ENGINEERING

Bengaluru- 560059

DECLARATION

I, Yogalakshmi R, student of fourth semester M.Tech in Power Electronics, Department of Electrical and Electronics Engineering, RV College of Engineering, Bengaluru declare that the project titled "Design and Implementation of Battery Management System using Passive Cell Balancing", has been carried out by me. It has been submitted in partial fulfilment of the course requirements for the award of degree in Master of Technology in Power Electronics of RV College of Engineering, Bengaluru, affiliated to Visvesvaraya Technological University, Belagavi, during the academic year 2021-22. The matter embodied in this report has not been submitted to any other university or institution for the award of any other degree or diploma.

Yorkl.R

Signature of the Student

Date of Submission: 18-07-2022

Student Name: Yogalakshmi R USN: 1RV20EPE18 Department of Electrical and Electronics Engineering RV College of Engineering[®], Bengaluru-560059



Internship Completion Certificate

29th Jun 2022

TO WHOMSOEVER IT MAY CONCERN

This certificate is being awarded to Ms. Yogalakshmi R (USN: 1RV20EPE18), a student pursuing an M.Tech in Power Electronics from **R.V. College of Engineering** has done her internship with our Research and Development Department, Bangalore from the 1st of September 2021 to the 30th of June 2022.

Her Project Title is "Design and Implementation of Battery Management System using Passive Cell Balancing" and has completed the project under the guidance of Kappala Venkateswarlu, R&D.

During the tenure of the internship at Ampere, her conduct, character, and interest to learn were found good.

We wish her all the best in her future endeavors.

Thanks & regards,

cripm

Vithal Acharya Head – Human Resources Greaves Electric Mobility Pvt Ltd
ACKNOWLEDGEMENT

Any achievement, be it scholastic or otherwise does not depend solely on the individual efforts but on the guidance, encouragement and cooperation of intellectuals, elders, and friends. A number of personalities, in their own capacities have helped me in carrying out this project titled, "Design and Implementation of Battery Management System using Passive Cell Balancing". I would like to take this opportunity to thank them all.

Firstly, I deeply express sincere gratitude to my guide **Suresha** C, Assistant Professor, Department of Electrical and Electronics Engineering, RVCE, Bengaluru, for his patience, valuable guidance, suggestions, advice, and assistance throughout this project. He has been a constant and regular source of encouragement to me during this period.

I would like to express my thanks to **Dr. S G Srivani**, Professor, Head of the department and Associate Dean, P.G. studies, Department of Electrical and Electronics Engineering, RVCE, Bengaluru for her patience, valuable guidance, suggestions, advice, and assistance throughout this project. She has been a constant and regular source of encouragement to me during this period.

I would like to express my thanks to **Dr. Rudranna Nandihalli**, Professor and Head of the department (Retired), Department of Electrical and Electronics Engineering, RVCE, Bengaluru, for his motivation and constant support throughout this project.

I owe my deepest gratitude to **Dr. K N Subramanya**, Principal, RVCE, Bengaluru, for his support towards completion of this project.

It is a genuine pleasure to express my deep sense of thanks and gratitude to **Kappala Venkateswarulu**, Manager, Ampere Electric Vehicles Pvt Ltd. Their dedication and keen interest above all overwhelming attitude to help me has been the main reason for me to be able to complete my work.

I would like to thank all the **faculty members** and **non-teaching** staff of the Department of Electrical and Electronics Engineering, RVCE for their constant support.

I would like to thank my **parents** and **friends** for their constant moral support.

Yogalakshmi R Power Electronics Department of Electrical and Electronics Engineering RV College of Engineering Bengaluru-59

i

ABSTRACT

Growing response for Electric Vehicles (EVs) across the world implies technoeconomical efforts targeted to mitigate the challenges related to fossil fuels. Energy storage powering EVs is a very critical component. A battery pack used as energy storage in EVs uses many battery cells connected in series and parallel. These battery cells need close monitoring and management systems during EVs operation. Such systems are called as Battery Management System (BMS) that ensures a safe operating envelope while increasing battery power delivery capabilities and improving battery life. The cell voltage balancing along with the State of Charge (SOC) and State of Health (SOH) monitoring are some of the critical functions of BMS. Therefore, a Passive Cell balancing technique of Li-ion batteries is proposed.

The project work aimed at the design and develop of passive cell balancing circuit with the coulomb counting method of SOC estimation algorithm. The proposed Cell balancing circuit is formed by connecting a rechargeable lithium-ion battery in series. The excess charge is removed from over-charged cell by controlled operation of the power switches like MOSFETs. Switches are operated according to the control algorithm through an Arduino controller. If there is an unbalance between cells, the controller decides which switch should be turned ON, and the resistor gets shunted across that cell. The control algorithm was programmed in the Arduino-nano controller. The Proposed method was simulated using MATLAB/SIMULINK tool and a hardware prototype was realized for 3 cells of Lithium-ion using SOC estimation algorithm coded on Arduino-nano controller.

The passive cell balancing circuit of Li-ion batteries was designed and implemented. Experiments are carried out during the charging and discharging of battery cells. It can be observed that the voltages of the cells before charging where around 3.86V, 3.88V and 3.84V. And after balancing the voltages were approximately 3.87V, 3.87V, and 3.87V and with a SOC of around 87.02% Voltages of the cells before charging were around 3.80V, 3.83V and 3.79V. And after balancing the voltages approximately equal to 3.81V, 3.82V, and 3. 81V and with SOC of around 87%. These results showed that battery cell balancing and SOC estimation will be effectively achieved using Passive cell Balancing method. By developing a rule-based algorithm strategy based on fuzzy logic control the more accurate cell balancing can be achieved.

LIST OF PUBLICATIONS

Publication Type

Publication Details

Journal

Yogalakshmi R, Suresha C "Design and Implementation of Battery Management System using Passive Cell Balancing", Journal of Emerging Technologies and Innovative Research, Volume 9 Issue 6, June-2022



TABLE OF CONTENTS

| Acknow | wledgement | i |
|---------|--|--------|
| Abstra | ct | ii |
| List of | Publications | iii |
| Table o | of Contents | iv |
| List of | Figures | vi |
| List of | Tables | vii |
| Glossa | ry | vii |
| Chapte | er 1 | |
| Introdu | uction | |
| 1.1 | Specific Details | 2 |
| 1.2 | Literature survey | 2 |
| 1.3 | Motivation | 5 |
| 1.4 | Problem Definition | 5 |
| 1.5 | Objectives | 5 |
| 1.5 | Organization of the report | 6 |
| Chapte | er 2 | |
| Cell Ba | lancing Metho <mark>ds and S</mark> oc Estimation Algorithms | |
| 2.1 | Cell Balancing Methods | 7 |
| 2.1 | 2.1.1 Active Cell Balancing | 7 7 |
| | 2.1.1 Active Cell Balancing | 8 |
| 2.2 | Battery SOC Estimation | 9 |
| 2.2 | 2.2.1 SOC Estimation Methods | 9 |
| | 2.2.1 Sold Estimation Method of SOC Estimation | 10 |
| 2.6 | Summary | 13 |
| 2.0 | Sammary | 15 |
| Chapte | er 3 | |
| Method | lology and block diagram | |
| 3.1 | Methodology | 14 |
| 3.2 | Block diagram | 15 |
| 3.3 | SOC Estimation Algorithm | 16 |
| 3.3 | Summary | 17 |

Chapter 4

| Specific | cations & Des | ign | |
|----------|---------------|------------------------------|----|
| 4.1 | Specification | s | 18 |
| | 4.1.1 | Battery Pack | 18 |
| | 4.1.2 | MOSFET Selection | 19 |
| | 4.1.3 | Resistor | 19 |
| | 4.1.4 | Selection of Controller | 20 |
| 4.3 | Summary | | 20 |
| Chapte | r 5 | | |
| Simula | tion and Hard | Iware Implementation | |
| 5.1 | Simulation A | nalysis | 21 |
| | 5.1.1 | Charging of Battery Cells | 21 |
| | 5.1.2 | Discharging of Battery Cells | 22 |
| | 5.1.3 | Battery SOC Estimation | 23 |
| 5.2 | Hardware Im | plementation | 24 |
| | 5.2.1 | Schematic | 24 |
| | 5.2.2 | Proposed Hardware Module | 25 |
| 5.3 | Summary | | 25 |
| Chapte | r 6 | | |
| Results | & Discussion | IS | |
| 6.1 | Simulation R | esults | 26 |
| 6.2 | Hardware Re | sults | 29 |
| 6.5 | Summary | STITISTICS OF | 28 |
| Chapte | r 7 | VII UN | |
| Conclu | sion & Future | e Scope | |
| 7.1 | Conclusion | | 30 |
| 7.2 | Future Scope | | 31 |
| Referer | ices | | 33 |
| Append | lix A | | 36 |

LIST OF FIGURES

| Sl.no | Figure name | Page no. |
|--------|--|----------|
| 2.1 | Circuit Diagram of Active Cell Balancing | 08 |
| 2.2 | Circuit Diagram of Active Cell Balancing | 09 |
| 3.1 | Methodology of Proposed Passive Cell balancing Algorithm | 12 |
| 3.2 | Block Diagram of Passive Cell Balancing Circuit | 13 |
| 3.3 | SOC Estimation Algorithm using Coulomb Counting Method. | 14 |
| 3.4 | Methodology of Proposed Work | 14 |
| 4.1 | Arduino-nano Pin Out Diagram | 18 |
| 5.1(a) | Circuit Diagram of Charging of Battery Cells | 19 |
| 5.1(b) | Circuit Diagram of Discharging of Battery Cells | 20 |
| 5.2 | Passive Cell Balancing Circuit Simulated using MATLAB | 21 |
| 5.3 | Coulomb Counting Method Based SOC Estimation of Battery simulated using MATLAB | 22 |
| 5.4 | Schematic Representation of Passive Cell Balancing Circuit Designed in ALTIUM | 23 |
| 5.5 | Hardware Implementation of Passive Cell Balancing Circuit. | 23 |
| 6.1(a) | Battery cell Voltages and Current during Charging Condition | 23 |
| 6.1(b) | Battery cell Voltages and Current during Discharging Condition. | 24 |
| 6.2 | Battery Cell voltages During Charging and Discharging Operation | 25 |
| 6.3(a) | Voltage Curves during Charging and Discharging Operation of Battery Cells | 26 |
| 6.3(b) | SOC estimated Curves during Charging and Discharging | 26 |
| | Operation Battery Cells | |
| 6.3(c) | Current Waveforms during Charging and Discharging | 26 |
| | Operation Battery Cells | |
| 6.5(a) | Values of Battery Cells Voltages, Current, SOC and | 27 |
| | Difference during Discharging of Battery Pack. | |
| 6.5(b) | Values of Battery Cells Voltages, Current, SOC and | 28 |
| | Difference during Charging of Battery Pack. | |

LIST OF TABLES

| Sl.no | Table name | Page no. |
|-------|---|----------|
| 4.1 | Specifications of passive cell balancing Circuit. | 16 |
| 4.2 | Features of Li-ion battery cell. | 17 |

GLOSSARY

| ADC | Analog to Digital Converter |
|-------|------------------------------------|
| BMS | Battery Management System |
| CPU | Central Processing Unit |
| DSP | Digital Signal Processor |
| ESS | Energy Storage System |
| EV | Electric Vehicle |
| IDE 🧭 | Integrated Development Environment |
| SOC | State of Charge |
| SOH | State of Health |
| 1571 | TUTION |

Chapter 1

INTRODUCTION

In the recent years Electric Vehicles (EV's) have gained considerable popularity mainly attractive due to the integration of much intelligent and energy-efficient ecofriendly technology, thereby addressing bigger problems associated with fossil fuels. As EV technology is evolving, many of the components and subsystems of are improving as advanced technologies. Besides that, most difficulties are witnessed in the improving of Energy Storage Sources (ESS) [1]. ESS plays a critical function within the fields of EVs. The frequently used ESS in EV's is a battery pack. Li-ion batteries are more advantages as compared to the opposing rechargeable batteries like Lead-acid, Li-ion, NiCad, Ni-MH, etc. Li-ion batteries gain advantages such as fast charging, high energy density, prolonged existence, low self-discharge rate, comparatively low maintenance, etc [2]. These batteries supply substantial amounts of current for high-energy applications. Li-ion battery cell holds the nominal voltage of 3.7V, maximum voltage of 4.2V and minimum voltage of 2.7V. If the battery cell is overcharged to over 4.2V or discharged to 2.7V, this will result in unstable battery condition and even causes fire hazard [3]-[4].

Hence, the balancing of the battery pack is necessary to maintain the efficiency and safety of BMS. Balancing methods are frequently classified into two types. That is Active cell balancing and Passive cell balancing. The active cell balancing method, the cell consisting of more of charge is moved to the other battery cells with the least amount of charge, to eliminate the variations occurring in the battery pack by the utilization of passive components such as inductors and capacitors. The active balancing method of charge equalization is capable to accomplishing high energy consumption, but the complex circuit design, and high cost [5]-[7]. The Passive cell balancing method, the additional charge is dissipated through a resistor. These resistors are positioned in series to the battery cell [8]-[11]. This method of charge equalization is simple, convenient, adaptable, and cost efficient. The disadvantages of this method include waste of energy and generate inconvenience to thermal management [11]-[15].

A precise SOC estimation of each battery in a battery pack is necessary for the effective functioning BMS. Multiple strategies for the evaluation of SOC and

different cell balancing methods are proposed in the literature. These are grouped into numerous types, including direct methods, Book-keeping methods, model-based methods, etc. An important method of estimation SOC utilizing Coulombs counting is considered. The BMS using passive cell balancing that is based on Arduino-nano controller is selected.

1.1 Specific Details

Battery Management System using Passive Cell Balancing Circuit is to be design for Electric Vehicle Applications. The voltage of the Li-ion battery cell ranges from 2.6V to 4.2V, with a nominal voltage of 3.7V. The bleeding resistor's value is decided by the resistor's allowed average power loss and the desired rate of cell balancing. In this circuit, 10 Ω bleeding resistors are connected in series with the battery via a MOSFET switch BS170. The MOSFET is switched using an Optocoupler circuit based on the 4N35. The Arduino-nano controller is employed for the control of switches. The current through the battery pack is measured using ACS712 current sensor and the voltage of a cell is determined by the integral Analog to Digital converter (ADC) of the Arduino-nano controller.

1.2 Literature Survey

The demand for EVs is increasing gradually. Li-ion batteries are widely used as ESS for EVs. The work presents the comparison of constant current charging technique against the constant voltage charging technique. And the observations are made that the constant current charging technique is most suitable for changing of Li-ion battery cells. The simulation is performed using 2 cells using MATLAB. The cells require 3700secs to perform the cell balancing using switching of MOSFET [1].

Battery energy storage plays a vital role in powering EVs. These battery packs can connect either in series or parallel. The battery cell voltage, SOC, and State of Health (SOH) need to be closely monitored and controlled during its operation [2]-[3]. The work illustrates design and implementation of passive cell balancing circuit for Lithium-Iron-Phosphate (LiFePO4) battery pack supported on TMS320F28379D DSP controller. Simulations and hardware prototype were developed, and the results are verified to determine the coulombs counting method of SOC estimation on the passive cell balancing technique [4].

The significance of BMS in passive cell balancing including Li-ion battery pack is presented [5]-[6]. The equivalent circuit battery modelling and the waveforms during charge and discharge of battery cells are illustrated using the equivalent circuit model. The passive balancing using switched resistor method is the focused [7]. The advantages and disadvantages of Active balancing is also discussed to provide the selection of passive balancing technique. MATLAB Simulation is performed for developing of a single cell and four cells of a battery pack [8].

The proposed BMS with passive cell balancing topology incorporated with power resistors is used to remove excess amount of energy from a LiFePO4 battery cell. The experiment was performed on 15 cells connected in series for charging procedures [9]. The results show that the BMS is able to maintain the equal cell voltages corresponding to the reference balancing voltage. As there is a larger difference between the cell with the largest capacity and the smallest capacity, it takes long time to balance. Active cell balancing can compensate for the short-comings of passive cell balancing [10].

Lithium-ion batteries are widely used in large ESS and EVs, as well as other disciplines, because to the superior performance [11]-[13]. The current ratio and SOC level of the individual battery cells in a battery pack have a direct impact on the battery during charging and discharging conditions. The charging and discharging characteristics are examined for passive cell balancing factors [14]. The capacity available in the battery pack reduces as the current in the circuit increases. The balancing capacity ratio equals the balancing current ratio. As a result, increasing the current balancing ratio increases the effect of passive balancing. The capacity gap between single cells is wide, and the balancing threshold decreases [15].

This report examines the Active cell balancing approach to that of Passive cell balancing approach [16]-[19]. The experimental results demonstrate that whenever the cell has a 10% higher SOC than the other three cells, the energy loss for balancing the circuit is minimized from 2.3 to 0.84 %. The simulation is carried out using MATLAB for Passive cell balancing and Active cell balancing [20]-[23]. It is noticed that with a balancing current of 0.28 reduces the voltage deviation of the greatest capacity of the battery cell in each charge. If the passive cell balancing approach is

applied, the outcome is high power dissipation before the module. In active cell balancing topology, it can reduce power loss to 4 to 4.6W [24].

This document gives a cell balancing algorithm for the BMS, is regarded as one of the fundamental technologies for the Li-ion battery pack in the automobile industry [25]. The outlier detection distance technique designed two parameters voltage and current, to determine unbalanced cell voltages and irregular cell voltages. Unbalanced cells were identified and balanced using a shunt approach with MOSFET switches by the proposed balancing algorithms. The outlier identification equalisation technique can reliably identify abnormal battery cells and boost operating energy and battery pack lifetime after validating the efficiency of the cell balancing procedures using MATLAB simulation [26]-[27].

The estimation of battery SOC is one of the crucial constraints used by the BMS. It is one of the important factors for the functioning of the EVs [28]-[30]. The work presents the comparison of the current based coulomb-counting approach, the voltage dependent modular based approach, and the mixed algorithms that is combination of the two approaches that are SOC estimation algorithms. These models has been created and simulated in MATLAB. It is observed that the Voltage and current data are appropriate under short-circuit and open circuit conditions [31].

The research in the equalization of voltages in the series string of the battery cells in electric vehicles gains more importance in resent trends [32]. The work presents the equalization control through shunt transistor method. As compared to other techniques, this method has the advantages of easy modularization, low cost, and complexity. Speed is increased by avoiding the highly charged cells during EVs charging, that improves efficiency. The simulation research demonstrates that the more the current avoided by the MOSFET switch, the more frequently the battery is charged and discharged. The hardware prototype has been developed. The result shows the current management for the charge equalization process [33].

The Unbalanced cells in a battery pack can result in a variation in cell voltages and a decrease in capacity and lifetime [34]. This study examined the passive cell balancing approach over fixed shunting resistor circuit against switching shunting resistor circuit. And active cell balancing using capacitor, inductor, or transformer. According to the observations, the passive cell balancing approach is simple to adopt despite the lengthy balancing period. This is also appropriate for low-powered systems. Active cell balancing, on the other hand, requires less balancing time than passive cell balancing. Even though it requires complex control algorithms and a significant cost to assemble the cell balancing circuit [35].

1.3 Motivation

BMS using passive balancing is extensively employed in industries. For low power applications, the control mechanism using passive cell balancing is easy to implement with small size and inexpensive. It is appropriate for Hybrid Electric Vehicles as well as Electric Vehicles. There are numerous ways for estimating SOC, such as open circuit voltage calculation and terminal voltage calculation. However, these approaches require a thorough understanding of the battery's RC properties. On the other hand, SOC calculation through Coulomb Counting does not involve a comprehensive study of battery properties and thus has a basic structure and simple implementation.

1.4 Problem Definition

Design and development of a passive cell balancing circuit considering the various features of the battery pack during different variable working conditions integrated through the efficient controller for 3 cells of Li-ion battery pack, the hardware prototype of the passive cell balancing circuit is to be realized with SOC estimation algorithm.

1.5 Objectives

The main objective of the project is to design and implement Battery Management System using Passive Cell Balancing method through these steps:

- To design a passive cell balancing circuit to protect the Li-ion battery cells from the uneven voltages and SOC.
- To develop a SOC estimation algorithm using Coulomb counting method.
- To simulate proposed the Passive Cell Balancing circuit using MATLAB.
- To develop hardware prototype of Passive Cell Balancing circuit for 3 cells of Li-ion battery cells through the Coulomb counting method of SOC estimation coded on Arduino-nano controller.

1.6 Organization of Thesis

The project report consists of total seven chapters. An introduction to each phase in developing the work is listed as follows.

Chapter- 1: Consists of a literature survey that was carried out to understand the different types of cell balancing methods, the drawbacks and the advantages of passive cell balancing. It includes the problem definition, objectives of the project, motivation behind carrying out this project.

Chapter- 2: This chapter discusses the theory and concepts of different battery cell balancing and SOC estimation techniques.

Chapter-3: This chapter consists of the block diagram, methodology and flow of the proposed work in detail.

Chapter-4: Involves the design of the passive cell balancing circuit and the specifications of the components are described.

Chapter-5: Consists of the simulation analysis of the proposed work, hardware components used for the implementation and the hardware implementation is depicted.

Chapter-6: Discusses about the simulation results obtained during charging and discharging conditions, Passive cell balancing, SOC estimation and the hardware implementation results.

Chapter -7: Includes the overall conclusion drawn from the project and the future works that is carried out.

Followed by References consisting of list of papers referred for understanding and analysing the project work.

Chapter 2

CELL BALANCING AND SOC ESTIMATION METHODS

The fundamentals of Cell balancing techniques and optimize method for automotive application are discussed in this chapter. The Coulomb counting Method of SOC Estimation is also discussed.

2.1 Cell Balancing Methods

Cell balancing is the process of using passive components to balance the voltages of the cells in the battery pack after each charging and discharging cycle. This is performed by either discharging or transferring the charge from one cell to another. This is crucial because any fluctuations in the cell voltages after charging or discharging would cause the pack voltage to fluctuate from the nominal value, providing an inaccurate image of the entire pack's SOC. Additionally, if cell voltages are not evaluated and balanced, a few cells may be overcharged or undercharged, so that is extremely hazardous [6]. Cell balancing methods are classified into two types: passive cell balancing and active cell balancing.

2.1.1 Active Cell Balancing

Active balancing does not dissipate energy with a resistor; rather it stores or transfers the excess amount of energy from one cell to another. Figure 2.1 illustrates the circuit diagram of Active Cell Balancing. This is accomplished using switched capacitors by storing energy in it and transferring the stored energy into a lower voltage cell. Energy is transferred via a transformer in the Flyback technique. The primary side of the transformer is linked to the pack, and each cell is connected to the secondary side separately, it is divided into several sections to give the needed Voltage to the cells. Because transformers do not operate on direct current, switches are used to convert continuous direct current into pulsated direct current. It is then use to activate the transformers [14].



Figure 2.1: Circuit Diagram of Active Cell Balancing [14].

2.1.2 Passive Cell Balancing

In this method, a resistor is used to dissipate the energy of the highest voltage cell in a series-connected battery pack. For the same current, the weakest cell approaches the maximum voltage threshold faster than the rest of the cells in the pack. If the cell voltage go beyond the SOA (safe operational area), the switch is triggered, allowing the cell to discharge through the resistor, also known as the bleeding resistor [14], as shown in Figure 2.2, decreasing the cell voltage and SOC to safe levels. This procedure is continued until all the cells have the equal voltage.



Figure 2.2: Circuit Schematic for Passive Cell Balancing [14].

Although passive balancing has a larger energy loss, it is indeed commonly use in industry due to its consistency and simplicity. The technique of control is also relatively simple and inexpensive. Because of its compact size, it is use for lowpower applications, and simple to implement. It is compatible for BEV, PHEVs, HEV and EVs.

2.2 Battery SOC Estimation

State of Charge (SOC) is its current capacity in compared to its maximum capacity of the battery. It is often measured as a percentage ranging from 0% to 100%, representing a battery that is entirely dead to fully charge. To calculate SOC, each cell terminal voltage, current, and temperature are monitored. In most EV battery chemistries, the cell voltage does not always indicate the cell SOC. Therefore, if no current passes through the cell circuit, the cell voltage variations represent the cells SOC. Whenever current passes through the cell circuit, it also indicates the variation in cell resistance [15].

2.2.1 State of Charge Estimating Methods for Battery: The several mathematical SOC estimating approaches are categorized based on methodology. The categorisation of these SOC estimating methods varies across the literature. However, some literature supports categorization as follows:

a) **Open Circuit Voltage Method:** A lead-acid batteries SOC and Open Circuit Voltage (OCV) have an approximately linear relationship, as shown by:

 $V_{OC}(t) = a1*SOC(t) + a_0$ -----[1]

SOC(t) represents the battery SOC at t, a_0 is the terminal voltage of the battery, SOC=0%, and a_1 is derived by knowing the values of a_0 and $V_{oc}(t)$ at SOC = 100% The estimation of the SOC refers to the computation of the OCV according to equation [1.] The SOC is equivalent to the OCV approach based on battery OCV. Such a long disconnection time, however, may be too long for battery use [7].

b) Terminal Voltage Method: The electromotive force (EMF) of the battery is directly proportional to the terminal voltage because the terminal voltage decreases as a result of internal impedances if the battery discharges. Battery EMF approximately follows a linear relationship with OCV, and the voltage at the battery terminal follows a similar relationship. The terminal voltage approach was applied at varied discharge

currents and temperatures. However, because the battery's terminal voltage unexpectedly drops towards the completion of discharge, the predicted error of the terminal voltage method is significant [7].

c) Impedance Method: The magnitudes of the parameters that are shown by impedance measurements can change based on the battery's state of charge. Although impedance characteristics and fluctuations with SOC are not specific to any one type of battery system, it seems required to carry out a variety of impedance studies in order to identify and apply impedance parameters for estimating a battery's SOC [7].

d) Hybrid Methods: The goal of hybrid models is to achieve a globally optimal estimating performance by implementing the benefits of each method. Since the information contained in each individual estimating method is limited, a hybrid method can make the best use of the benefits of multiple estimating by integrating the information from each individual model and optimising the use of the information already available. The literature demonstrates that, as compared to individual methods, hybrid methods typically yield good SOC estimating outcomes. The hybrid approaches incorporate various techniques, including the direct measurement method and the book-keeping estimating method [7].

e) Adaptive System: Resent advancements in artificial intelligence have led to the development of a variety of innovative adaptive methods for SOC estimates. The newly developed techniques include support vector machines, fuzzy neural networks, radial basis function neural networks, fuzzy logic techniques, and Kalman filters. Self-designing adaptive system automatically adapt to changing environments. Adaptive systems are excellent option for SOC estimation because batteries have nonlinear SOC and impacted by various chemical factors [7].

f) **Bipolar Neural Network:** Bipolar (BP) neural network is the most popular type in artificial neural networks. The BP neural network is applied in SOC estimation due to their good ability of nonlinear mapping, self-organization, and self-learning. As the problem defined, the relationship between the input and target is nonlinear and very complicated in SOC estimation. The artificial neural network based SOC indicator predicts the current SOC using the recent history of voltage, current, and the ambient temperature of a battery. The architecture of the SOC estimating BP neural network is

shown in Figure 2.3. The architecture of BP neural network contains an input layer, an output layer, and a hidden layer. Input layer has 3 neurons for terminal voltage, discharge current, and temperature, hidden layer has neurons, and output layer has only one neuron for SOC [7].



Figure 2.3: The architecture of the SOC estimating BP neural network.

The total input of a neuron in hidden layer is calculated by the following form:

$$neti_j = \Sigma x_i v_{ij} + bj$$

Were, $neti_j$ is total input of the hidden layer neuron j; x_i is input to the hidden layer neuron j from input layer neuron i; vij is weight between the input layer neuron i and hidden layer neuron j; bj is bias of the hidden layer neuron j.

The activation function applied to neuron in hidden layer is the hyperbolic tangent function which is calculated by the following equation:

Hj = f(neti_j) =
$$\frac{1 - e^{-2netij}}{1 + e^{-2netij}}$$
-----[3]

The total input of the neuron in output layer is calculated by

net $o = \Sigma h_i w_i + k$ -----[4]

were, net o is total input of the output layer neuron; is input to the output layer neuron from hidden layer neuron; is weight between the hidden layer neuron and output layer neuron; is bias of the output layer neuron; is number of neurons in the hidden layer.

The activation function applied to neuron in output layer is the sigmoid function as the following equation:

$$O = f(net o) = \frac{1}{1 + e - net o}$$
 [5]

g) **RBF Neural Network:** The RBF neural network is a useful estimation methodology for systems with incomplete information. It is used to analyze the relationships between reference sequence and the other comparative ones in a given set. The RBF neural network SOC estimation method uses the input data of the terminal voltage, discharging current, and temperature of battery to estimate the SOC for LiFePO₄ battery under different discharging conditions.

h) Fuzzy Logic Method: Fuzzy logic method provides a powerful means of modelling nonlinear and complex systems. A practical method of estimating SOC of battery system has been developed and tested for several systems. The method involves the use of fuzzy logic models to analyze data obtained by impedance spectroscopy and/or Coulomb counting methods. In [26], a fuzzy logic-based SOC estimation method has been developed for lithium-ion batteries for potential use in portable defibrillators. The ac impedance and voltage recovery measurements are used as the input parameters for the fuzzy logic model.

System that can select features in data base to develop fuzzy logic models for both available capacity and SOC estimation, simply by measuring the impedance at three frequencies. In [28], the SOC is estimated by an improved Coulomb metric method, and the time-dependent variation is compensated by using a learning system. The learning system tunes the Coulomb metric method in such a way that the estimation process remains error free from the time-dependent variation. The proposed learning system uses the fuzzy logic models, which is not used for estimation of SOC but performs as a component of learning system. Various SOC measurement approaches have been presented in the literature, and they are primarily classified as Direct and Indirect methods. One of the direct approaches used is the Coulomb Counting Method of SOC estimation.

2.2.2 Coulomb Counting Method of SOC Estimation: The direct way to estimate the SOC of a battery is to collect charges during charging or discharging using Coulomb counting. The Coulomb counting method calculates SOC by integrating the amount of current flowing in and out of the battery over the time in seconds that the battery is charging or discharging. The mathematical representation of the equation [6].

 $SOC(T)\% = SOC(T_o) + 1/(Q_{rated}) \int I(dt)(S) * 100$ -----[6]

From (2), the rated capacity of the battery is determined by the manufacturer's standards, whereas the current integration terms represent the total amount of charge transferred during charging and discharging situations. The Coulomb counting approach necessitates knowledge of the initial state of charge SOC [7]. This strategy utilizes less computational resources, but it produces a substantial number of errors due to the unpredictability of battery variables such as temperature and current, among others. Another disadvantage is that even minor differences in the initial SOC values can affect the integration process. Furthermore, various other parameters, such as current sensor accuracy and internal resistance, influence estimation accuracy [15].

2.3 Summary

In this chapter the concept of cell balancing methods and comparison between active and passive cell balancing is studied. The different methods used for Battery SOC estimation and SOC estimation using coulomb counting method are also discussed.

Chapter 3

METHODOLOGY AND BLOCK DIAGRAM

The methodology of Proposed Cell balancing Algorithm, SOC estimation Algorithm and block diagram of Battery Management System using Passive cell balancing implementation is discussed in this chapter.

3.1 Methodology

Figure 3.1 indicates the proposed passive cell balancing algorithm. Fundamentally, this includes monitoring the SOC of each cell in a battery pack B1 to B3 constantly. The cell with the highest SOC in a series-connected string of B1 to B3 cells is identified relative to the SOC of the other cells. MOSFET switch in that cell circuit is triggered on, only if SOC of one cell exceed that of another. Therefore, the bleeding resistor being connected across the cell, the cell discharges until it matches the remaining of the cells in the thread. An Optocoupler based on the 4N35 is used to trigger the MOSFET. MOSFET is until the voltage difference is < 20mV. If all cells are balanced the cell balancing algorithm terminates.



Figure 3.1: Methodology of Proposed Passive Cell balancing Algorithm.

M.Tech (Power Electronics), EEE Dept., RVCE Bengaluru

3.2 Block Diagram

Figure 3.2 demonstrates the Block diagram of the Passive cell balancing module for 3 cells of Li-ion battery pack along with coulomb counting method-based SOC estimation algorithm using an Arduino-nano Controller. The passive cell balancing circuit was implemented with a switching resistor configuration to deliver a quick and effective cell balancing process. A regulated linear power supply is employed to simulate the operation of a charging battery cells. The voltage divider network is used to measure the voltage of each cell. The ACS712 Current sensor is used for measuring the current flowing through the Li-ion battery pack. The cell voltage and cell current are measured precisely on a discrete basis of 10 bits ADC of Arduino Nano controller.



Figure 3.2: Block Diagram of Passive Cell Balancing Circuit.

3.3 SOC Estimation Algorithm

Figure 3.3 represents the SOC estimation algorithm using coulomb counting method. It primarily involves defining variables and Input parameters. If the collective cells voltage B1-B3 is less than 13, the cell SOC is determined using the current integration approach, is as described in [6].

 $SOC(T)\% = SOC(T_0) + 1/(Q_{rated}) \int I(dt)(S) * 100$ -----[6].

This integration is achieved out using the numerical integration method carried out on Arduino-nano controller. It includes iteratively multiplying current by time and adding the result to the previous value of SOC. In the Coulomb counting technique,

M.Tech (Power Electronics), EEE Dept., RVCE Bengaluru

reliable current measurement without noise is critical for accurate SOC estimation. The battery SOC is then determined by calculating power is transferred in it.



Figure 3.3: SOC estimation algorithm using coulomb counting method.

Based on these concepts the Battery management System using Passive Cell Balancing circuit is designed. Steps involved in the development and implementation of proposed system as shown in Figure 3.4



Figure 3.4: Methodology of Proposed Work

- Literature Survey A detailed literature survey is carried out for selecting required cell balancing topology, SOC estimation algorithm and the Passive Cell Balancing technique employed with SOC estimation using coulomb counting method selected.
- Design A Battery Management System using passive cell balancing circuit to

be designed. Designing of cell balancing circuit involves selection of the switching devices, design of bleeding resistors components and selection of the controller. The tool used for design of schematics is ALTIUM.

- Simulation and Hardware Implementation The designed Passive Cell balancing circuit is simulated using the MATLAB/Simulink and the hardware prototype is developed using suitable components.
- Analysis of Result Analysis of the Cell balancing circuit with different cell voltages and various SOC level of each cell in a Li-ion battery pack. The results are obtained using the Arduino-nano controller for balancing the voltage and SOC level of the battery pack.

3.3 Summary

The chapter gives detailed information regarding the block diagram, methodology of cell balancing algorithm, SOC estimation algorithm and the steps involved in the development and implementation of the Battery Management System using the Passive Cell Balancing circuit.



Chapter 4

SPECIFICATION AND DESIGN

There are numbers of components are involved in the process. The process is carried out smoothly only if all the components are interfaced and synchronized in the desired fashion. The process of selecting and designing the components as per the required specifications plays an important role. The chapter deals with the design and selection of various components needed for the operation.

4.1 Specifications

The parameters and the specifications for the passive cell balancing circuit is as specified in Table 4.1.

| Sl.no | Parameter | Specifications |
|-------|----------------------|----------------|
| 1 | Li-ion Battery Cells | LGABB41865 |
| 2 | MOSFET Switch | BS170 |
| 3 | Optocoupler | 4N35 |
| 4 | Bleeding resistors | <u>10</u> Ω |
| 5 | Current Sensor | ACS712 |
| 6 | Controller | Arduino -Nanc |

Table 4.1 Specifications of passive cell balancing Circuit.

4.1.1 Battery Pack

A battery pack comprises of Li-ion cells. These cells are rechargeable and are connected series. It has the advantages of pollution free, long cycle life, Built-in anti-explosion protection and short circuit protection [14]. The features of Li-ion battery cells are tabulated in Table 4.2.

| Battery Model | Li-ion 18650 Rechargeable Battery |
|------------------|-----------------------------------|
| Standard Voltage | 3.7V |
| Capacity | 1200mAh |
| Chemistry System | Li-ion |
| Cycle Life | More than 600 times cycles |

Table 4.2 Features of Li-ion battery cells.

4.1.2 MOSFET Selection

MOSFET is selected based on Drain to Source Voltage (Vds), Drain Current (Id) and Drain to Source ON state resistance RDS(ON). The drain to source ON state resistance is to be small for low losses.

1) Loss Calculation

The package and size of the MOSFET depend on the losses takes place in MOSFET. The following two types of losses are calculated while selecting the MOSFET

- Conduction losses
- Switching losses

Conduction losses and switching losses are calculated as per equations:

Conduction loss, $P_{cond} = \frac{1.25 * R_{DS} * (I_{prms})^2}{2} = \frac{1.25 * 5 * (200m)^2}{2 * \sqrt{2}} = 65.5 \text{mwatt.}$ Switching loss, $P_{sw} = \frac{1}{2} * Vin * Io * (tr + tf) * fsw$

 $P_{sw} = \frac{1}{2} * 10 * 500m * (10n + 10n) * 1M = 500mwatt.$

The selected MOSFET is BS170, 10V, 500mA, 50hm.

4.1.3 Resistor

The bleeding resistors are connected in series with the cell. The value of the bleeding resistor is determined by $R = V/I = 3.7/500m = 7.4\Omega$ (8-10 Ω Resistors are chosen). Power dissipated through the resistor= $I^2 *R = (0.5)2*8 = 0.711$ W.

4.1.4 Selection of Controller

The ATmega328P board Mini-B USB connector and pin headers. The CPU has a 16 MHz clock speed and 32 KB of Flash Memory (of 2 KB used by boot-loader). The Integrated Development Environment (IDE) for it is used to programme the 30 male I/O headers on the Arduino Nano.

The device is built with Microchip high-density non-volatile memory technology. The On-chip ISP Flash allows for in-system reprogramming of the programme memory through an SPI serial interface, a traditional non-volatile memory programmer, or an On-chip Boot application running on the AVR core. The boot programme downloads the application programme into the application Flash memory via any interface. While the application flash part is being updated, the software in the Boot Flash area continues to operate, allowing for real Read While-Write operation. The ATmega328P is a powerful microcontroller that combines an 8-bit RISC CPU with in-system Self-Programmable Flash on a monolithic device to provide a highly versatile and cost-effective solution to many embedded control applications.

4.6 Summary

The specification of individual component in terms of its rating was provided in this chapter. The simulations were carried out considering the designed values. The SOC estimation calculation was also discussed in this chapter.

STITUTIO

Chapter 5

SIMULATION AND HARDWARE IMPLEMENTATION

This chapter presents the simulation analysis of the various models. All the simulations are performed using MATLAB software tool. The circuit model and its waveforms are explained in detail. The hardware approach for the project is also discussed.

5.1 Simulation Analysis

A simulation model is developed using the MALTAB/Simulink circuit for BMS using passive cell balancing. Initially, Cell-to-cell differences in the module create an imbalance in cell voltages in both charging and discharging conditions.

5.1.1 Charging of Battery Cells

The circuit diagram for charging of battery cells activated whenever DC bus is connected as shown in Figure 5.1(a).



Figure 5.1(a): Circuit Diagram of Charging of Battery Cells.

5.1.2 Discharging of Battery Cells

Figure 5.1(b) represents the circuit diagram for discharging of Battery Cells. The circuit is automatically activated whenever DC bus is not connected, and the control objective becomes load voltage in order to maintain a constant load voltage during discharging.



Figure 5.1(b): Circuit Diagram of Discharging of Battery Cells.

To overcome the imbalance creation during charging and discharging condition a circuit for passive cell balancing has been developed and simulated for charging and discharging conditions using MATLAB/Simulink. The SOC of the Liion battery cells is set at a difference of 5% to indicate cell balancing. The Li-ion battery cell's specifications are determined by the manufacturer's datasheet. Figure 5.2 depicts the SOC-based Passive cell balancing employing MOSFET as a switch with bleeding resistors positioned in parallel with each cell. If the voltage difference between the cells is more than < 20 mV, the MOSFET switch connected with that battery cell is turned on. The passive cell balancing algorithm determines the following requirements. Whenever one cell voltage exceeds that of the other battery cells, the associated MOSFET switch is triggered, and if all cell voltages are equal, the triggering is STOP. To operate the circuit, the bleeding resistors are set to 10 ohms. If the cell voltage of B1 exceeds the cell voltage of B2, the MOSFET switch across B1 is activated. As a result, the logic for B2 and B3 is similar. The simulation results for the battery cells during charging and discharging circumstances were examined.



Figure 5.2: Passive Cell Balancing Circuit Simulated using MATLAB.

5.1.3 Battery SOC Estimation

Figure 5.3 represents the Coulomb Counting Method based SOC estimation simulated using MATLAB. It involves calculation of current over each sample and integrates with the currents during charging and discharging cycle over the period of operation. However, during the charging and discharging cycle the available charge is always lower than the stored charge.



Figure 5.3: Coulomb Counting Method Based SOC Estimation of Battery simulated using MATLAB.

5.2 Hardware Implementation

Experimental results that depict Voltage of each cell, Current through the battery pack, SOC, and difference between maximum and minimum cell voltage. In the battery pack during charging and discharging conditions of Passive Cell Balancing circuit are presented. The hardware implementation of the balancing circuit includes various components:

- Li-ion Battery Cells
- MOSFET Switch
- Optocoupler
- Bleeding resistors
- Current Sensor
- Arduino-nano Controller

5.2.1 Schematic

From the designed values various components are selected. According to the Schematic representation as shown in Figure 5.4, the selected components like MOSFET Switch, Optocoupler, Bleeding resistors, Current Sensor and Arduino-nano are mounted on the printed circuit board. MOSFET is provided with heat sink, to absorb the heat dissipated by the MOSFET and the switch is provided by the Optocoupler, to provide the pulse to trigger the switch. Current sense circuitry senses the input current and provide the over current protection.

San



Figure 5.4: Schematic Representation of Passive Cell Balancing Circuit Designed in ALTIUM.

5.2.2 Proposed Hardware Module

The Hardware prototype of Passive Cell Balancing circuit with the SOC estimation algorithm coded on Arduino-nano controller was implemented for the 3 cells of Li-ion battery pack is as shown in Figure 5.5. A three-cell battery pack is made up of rechargeable lithium-ion cells connected in series. The passive cell balancing algorithm is used to operate MOSFET switches, as shown in Figure 3.1. The battery pack's charging and discharging conditions are monitored. The passive cell balancing algorithm is coded in the Arduino-nano controller.



Figure 5.5: Hardware Implementation of Passive Cell Balancing Circuit.

5.3 Summary

The simulation of the Battery Management System using Passive cell balancing using MATLAB/SIMULINK was explained in this chapter. The chapter also describes the hardware components and the hardware implementation of the work.

Chapter 6

RESULTS AND DISCUSSION

In this chapter the simulation and the hardware results of the Passive Cell Balancing Circuit using the Coulomb Counting method of SOC estimation is discussed with its waveforms and results.

6.1 Simulation Results

Figure 5.1(a) represents the circuit diagram of charging of battery cells. The results observed from the circuits are explained. Initially, the Battery Cell Voltages are 3.6V, 3.7V and 3.8V. During charging of the Battery cells is able to charge till the maximum cell voltages of the battery pack (i.e., 4.2V), If the control over charging is not provided the battery cell voltages may reach up to 8V. Whenever a battery is charging, the exponential voltage raises independent of the battery's state of charge. And the current in the battery pack drops to zero, causing an imbalance in the BMS as shown in Figure 6.1(a).



Figure 6.1(a): Battery cell Voltages and Current during Charging Condition.

Figure 5.1(b) shows the circuit diagram of discharging of battery cells. The results show that, whenever the battery discharges, the exponential voltage drops dramatically. And the current in the battery pack becomes negative, creating an imbalance in the BMS as shown in Figure 6.1(b).



Figure 6.1(b): Battery cell Voltages and Current during Discharging Condition.

Figure 5.3 Passive Cell Balancing Circuit Simulated using MATLAB. The results observed from the circuits are explained. The cell voltages B1, B2 and B3 are initialized to 3.9, 3.93 and 3.97 and State of Charge to 65%, 70% and 75% respectively. The cells charges to its maximum voltage of 4.2V and SOC of the cells B1-B3 reaches to 97%. The time consumed during charging of cells was 1600sec. A bleeding resistor is linked across the battery cells while discharge. The battery cell voltages are compared. The battery cell with the lowest voltage level is determined, and the other two batteries are discharged to the same levels. The battery cells are balanced and the SOC of cells B1-B3 reaches to 20%. The time consumed during the discharging of cells was 900sec. For the completion of overall operation, the time consumed was 2500sec is as shown in Figure 6.2.



Figure 6.2: Battery Cell voltages During Charging and Discharging Operation.

Figure 5.4 coulomb counting method based soc estimation of battery simulated using MATLAB. The results observed from the circuits are explained. Figure 6.3(a) represents the Voltage cure during charging and discharging of battery cell, was the voltage is increased during charging till the maximum value 4.2 V and voltage decreased during discharging till the minimum value 2.6 V of Battery cells. Figure 6.3(b) indicates the SOC estimated curve during charging and discharging cycle of the battery pack. i.e., SOC is maintained at 20% initially, during charging the SOC of the battery increases approximately to 97% and during discharging the SOC level of the battery decreases to 8% and Figure 6.3(c) symbolize the current signal during the period of charging and discharging of battery cells. The current in the circuit is headed away from the positive terminal of the battery is positive and during discharging cycle current is negative because, current in the circuit is headed away from the negative terminal and toward the positive terminal of the battery.



Figure 6.3(b): SOC estimated Curves during Charging and Discharging Operation Battery Cells.



Figure 6.4(c): Current Waveforms during Charging and Discharging Operation Battery Cells.

6.3 Hardware Results

Figure 5.5(a) represents hardware setup of passive cell circuit during discharging of battery cells. The results observed from the prototype and explained. Arduino ID Software is used to code on Arduino-nano controller and for real-time monitoring the results. Serial monitoring display shows the individual battery cell voltage, denoted as V1, V2, and V3during discharging operation is as shown in Figure 6.5(a). The cell voltages before discharging were found to be around 3.81v, 3.85v, and 3.78v. After cell balancing, the voltages were almost equivalent to 3.81V, 3.82V, and 3.81V, with a SOC of around 87%.

| 0 | COM4 | | | | | | | | | | | | | | - | _ | | \times |
|-----|---------|------|----------|--------|------|----------|------|------|------|-------|------|--------|-------------|------|----------|---|-------|----------|
| | | | | | | | | | | | | | | | | | | Send |
| v1: | 3.80 | v2: | 3.83 | v3: | 3.79 | current: | 0.23 | Batt | Vol: | 11.42 | soc: | 87.00% | difference: | 0.05 | | | | |
| 71: | 3.81 | v2: | 3.84 | ₩3: | 3.80 | current: | 0.21 | Batt | Vol: | 11.45 | SoC: | 87.00% | difference: | 0.04 | | | | |
| 1: | 3.81 | v2: | 3.84 | v3: | 3.74 | current: | 0.26 | Batt | Vol: | 11.40 | SoC: | 87.00% | difference: | 0.10 | | | | |
| 1: | 3.80 | v2: | 3.83 | ∀3: | 3.81 | current: | 0.23 | Batt | Vol: | 11.45 | SoC: | 87.00% | difference: | 0.03 | | | | |
| 1: | 3.80 | v2: | 3.82 | ▼3: | 3.80 | current: | 0.26 | Batt | Vol: | 11.42 | SoC: | 87.00% | difference: | 0.02 | | | | |
| 71: | 3.81 | v2: | 3.90 | ▼3: | 3.79 | current: | 0.31 | Batt | Vol: | 11.51 | SoC: | 87.00% | difference: | 0.11 | | | | |
| 1: | 3.80 | v2: | 3.82 | ▼3: | 3.83 | current: | 0.23 | Batt | Vol: | 11.45 | SoC: | 87.00% | difference: | 0.02 | | | | |
| 71: | 3.81 | v2: | 3.85 | v3: | 3.81 | current: | 0.23 | Batt | Vol: | 11.48 | SoC: | 87.00% | difference: | 0.04 | | | | |
| 1: | 3.81 | v2: | 3.84 | v3: | 3.83 | current: | 0.26 | Batt | Vol: | 11.48 | SoC: | 87.00% | difference: | 0.02 | | | | |
| 1: | 3.80 | v2: | 3.86 | v3: | 3.78 | current: | 0.23 | Batt | Vol: | 11.45 | SoC: | 87.00% | difference: | 0.08 | | | | |
| 1: | 3.80 | v2: | 3.82 | v3: | 3.83 | current: | 0.23 | Batt | Vol: | 11.45 | SoC: | 87.00% | difference: | 0.02 | | | | |
| 1: | 3.81 | v2: | 3.85 | v3: | 3.78 | current: | 0.26 | Batt | Vol: | 11.45 | SoC: | 87.00% | difference: | 0.07 | | | | |
| 1: | 3.81 | v2: | 3.84 | v3: | 3.80 | current: | 0.26 | Batt | Vol: | 11.45 | SoC: | 87.00% | difference: | 0.04 | | | | |
| 71: | 3.81 | v2: | 3.85 | ∀3: | 3.78 | current: | 0.26 | Batt | Vol: | 11.45 | soc: | 87.00% | difference: | 0.07 | | | | |
| 71: | 3.81 | v2: | 3.82 | ▼3: | 3.81 | current: | 0.31 | Batt | Vol: | 11.45 | SoC: | 87.00% | difference: | 0.01 | | | | |
| < | | | | | | | | | | | | | | | | | | > |
| ٦¥ | utoscro | ii 🗖 | Show tir | mestar | mp | | | | | | | | Newline | ~ 9 | 600 baud | ~ | Clear | output |
| | | | | | | | | | | | | | | | | | | |

Figure 6.5(a): Values of Battery Cells Voltages, Current, SOC and Difference during Discharging of Battery Pack.

Figure 5.5(b) indicates hardware setup of passive cell circuit during charging of battery cellswith regulated dc linear power supply. The results were observed from the Serial monitoring display as shown in Figure 5.10. It is observed that before charging, the battery cell voltages were around 3.81V, 3.87V, and 3.77V. And after cell balancing, the voltages were around equal to 3.81V, 3.83V, and 3.83V, with a SOC of around 87.02% is as shown in Figure 6.5(b).
COM3

Γ

| <u> </u> | | | | | | | | | | | | | | |
|----------|------|-------------|------|-----|------|----------|------|------|------|-------|------|--------|-------------|------|
| v1: | 3.81 | v 2: | 3.89 | v3: | 3.81 | current: | 0.23 | Batt | Vol: | 11.51 | SoC: | 87.01% | difference: | 0.08 |
| v1: | 3.83 | v2: | 3.84 | v3: | 3.75 | current: | 0.31 | Batt | Vol: | 11.42 | SoC: | 87.01% | difference: | 0.08 |
| v1: | 3.80 | v2: | 3.88 | v3: | 3.77 | current: | 0.26 | Batt | Vol: | 11.45 | SoC: | 87.01% | difference: | 0.11 |
| v1: | 3.81 | v2: | 3.87 | ▼3: | 3.77 | current: | 0.26 | Batt | Vol: | 11.45 | SoC: | 87.01% | difference: | 0.10 |
| v1: | 3.82 | v2: | 3.86 | ▼3: | 3.74 | current: | 0.26 | Batt | Vol: | 11.42 | SoC: | 87.01% | difference: | 0.12 |
| v1: | 3.82 | v2: | 3.83 | ▼3: | 3.85 | current: | 0.23 | Batt | Vol: | 11.51 | SoC: | 87.01% | difference: | 0.03 |
| v1: | 3.82 | v2: | 3.88 | ▼3: | 3.72 | current: | 0.18 | Batt | Vol: | 11.42 | SoC: | 87.01% | difference: | 0.15 |
| v1: | 3.82 | v2: | 3.84 | ⊽3: | 3.84 | current: | 0.21 | Batt | Vol: | 11.51 | SoC: | 87.01% | difference: | 0.02 |
| v1: | 3.81 | v2: | 3.87 | ▼3: | 3.77 | current: | 0.21 | Batt | Vol: | 11.45 | SoC: | 87.01% | difference: | 0.10 |
| v1: | 3.82 | v2: | 3.86 | ▼3: | 3.79 | current: | 0.21 | Batt | Vol: | 11.48 | SoC: | 87.01% | difference: | 0.07 |
| v1: | 3.81 | v2: | 3.87 | ▼3: | 3.77 | current: | 0.31 | Batt | Vol: | 11.45 | SoC: | 87.02% | difference: | 0.10 |
| v1: | 3.81 | v2: | 3.84 | v3: | 3.83 | current: | 0.21 | Batt | Vol: | 11.48 | SoC: | 87.02% | difference: | 0.02 |
| | | | | | | | | | | | | | | |

Figure 6.5(b): Values of Battery Cells Voltages, Current, SOC and Difference during Charging of

Battery Pack.

6.4 Summary

The simulations of the circuits are performed and waveforms for the same are obtained. The designed components mounted on the PCB and hardware implementation is carried out. The readings for the circuit are noted.



Chapter 7

CONCLUSION AND FUTURE SCOPE

The growing interest in EVs throughout the world is a result of technoeconomic initiatives intended to reduce the problems associated with fossil fuels. Energy Storage is a crucial part of the EV powering system. Many battery cells are employed in the pack that stores energy in EVs linked in parallel and series. These battery cells require close monitoring and control systems whenever the EV is in operation. The cell voltage balancing coupled with the voltage and SOC monitoring are two of the essential features of BMS.

Balancing of the battery pack maintained the efficiency and safety of BMS. Balancing methods are frequently classified into two types. That is active cell balancing and passive cell balancing. The Active cell balancing method, the cell consists of more of charge is moved to the other battery cells with the least amount of charge. The Passive cell balancing method, the additional charge is dissipated through a bleeding resistor positioned in series to the battery cell. This method of charge equalization is simple, convenient, adaptable, and cost efficient. And for accurate estimation, SOC Coulombs counting is employed. Therefore, here in this project the BMS using passive cell balancing that is based on Arduino-nano controller is considered.

7.1 Conclusion

- The simulation of the Battery Management System using Passive Cell Balancing circuit was simulated using the MATLAB/Simulink software.
- A hardware prototype of 3 cells of Li-ion batteries with SOC estimation algorithm coded on Arduino-nano controller has been designed.
- It is observed that before charging, the battery cell voltages were 3.86V, 3.88V and 3.84V. And after cell balancing, the voltages were equal to 3.87V, 3.87V, and 3.87V, with a SOC of around 87.01%.
- The cells before discharging were found to be around 3.80V, 3.83V and 3.79V. And after cell balancing, the voltages were almost equivalent to 3.81V, 3.82V, and 3.81V, with a SOC of around 87%.

• From the results it is observed that by the use of passive balancing method the cell balancing and SOC estimation could be effectively achieved.

7.2 Future Scope

In a more advance design, shielded FETs could be used in parallel with each string to drain current from cells that are at or near the over-voltage threshold. The variable resistor could be used with a similar maintenance function, the resistor tune the rate of balancing throughout the circuit to obtain higher efficiencies. And Cell balance control would be accomplished by developing a rule-based algorithm generates a strategy based on fuzzy logic control.



REFERENCES

- 1.
- P. Shukla and R. A. Patel, "Battery Management System by Passive Cell Balancing for Electric vehicle," 2022 2nd International Conference on Power Electronics & IoT Applications in Renewable Energy and its Control (PARC), 2022, pp. 1-6, doi: 10.1109/PARC52418.2022.9726646
- S. Dalvi and S. Thale, "Design of DSP Controlled Passive Cell Balancing Network based Battery Management System for EV Application," 2020 IEEE India Council International Subsections Conference (INDISCON), 2020, pp. 84-89, doi: 10.1109/INDISCON50162.2020.00029.
- [3] Samaddar, Neil & Kumar, Senthil & Jayapragash, R. (2020). "Passive Cell Balancing of Li-Ion batteries used for Automotive Applications", *Journal of Physics*: Conference Series. 1716. 012005. 10.1088/1742-6596/1716/1/012005.
- [4] Amin, K. Ismail, A. Nugroho and S. Kaleg, "Passive balancing battery management system using MOSFET internal resistance as balancing resistor," 2017 International Conference on Sustainable Energy Engineering and Application (ICSEEA), 2017, pp. 151-155, doi: 10.1109/ICSEEA.2017.8267701.
- [5] L. Wei, L. Jie, S. Wenji and F. Ziping, "Study on passive balancing characteristics of serially connected lithium-ion battery string," 2017 13th IEEE International Conference on Electronic Measurement & Instruments (ICEMI), 2017, pp. 489-495, doi: 10.1109/ICEMI.2017.8265862.
- [6] W. C. Lee, D. Drury and P. Mellor, "Comparison of passive cell balancing and active cell balancing for automotive batteries," 2011 IEEE Vehicle Power and Propulsion Conference, 2011, pp. 1-7, doi: 10.1109/VPPC.2011.6043108.
- [7] Piao, Changhao& Wang, Zhaoguang& Cao, Ju & Zhang, Wei & Lu, Sheng. (2015).
 "Lithium-Ion Battery Cell-Balancing Algorithm for Battery Management System Based on Real-Time Outlier Detection. Mathematical Problems in Engineering". 2015. 1-12. 10.1155/2015/168529.
- [8] rak, Sinan &Özer, Tolga &Oğuz, Yüksel&Kelek, Muhammed. (2021). "Novel active and passive balancing method-based battery management system design and implementation". Journal of Power Electronics. 21. 10.1007/s43236-021-00320-x.
- [9] Tripathy, A. McGordon, J. Marco and M. Gama-Valdez, "State-of-Charge estimation algorithms and their implications on cells in parallel," 2014 IEEE International Electric Vehicle Conference (IEVC), 2014, pp. 1-6, doi: 10.1109/IEVC.2014.7056168
- [10] Jn Rong, Wei Yang, H. Wang and Hanhong, "SOC estimation of electric vehicle based on the establishment of battery management system," 2014 IEEE Conference and Expo Transportation Electrification Asia-Pacific (ITEC Asia-Pacific), 2014, pp. 1-5, doi: 10.1109/ITEC-AP.2014.6940791.

- [11] H. Park, C. Kim, K. Park, G. Moon and J. Lee, "Design of a Charge Equalizer Based on Battery Modularization", *IEEE Transactions on Vehicular Technology*, vol. 58, no. 7, pp. 3216-3223, Sept. 2009.
- [12] J. Gallardo-Lozano, E. Romero-Cadaval, M. I. Milanes-Montero and M. A. Guerrero-Martinez, "Battery equalization control based on the shunt transistor method", *Electrical Control and Communication Engineering*, vol. 7, no. 1, 2014.
- [13] Youngchul Lee, Seonwoo Jeon, Hongyeob Lee and Sungwoo Bae, "Comparison on Cell Balancing Methods for Energy Storage Applications", *Indian Journal of Science* andTechnology, vol. 9, no. 17, May 2016.
- [14] K. Lee, Y. Chung, C. Sung and B. Kang, "Active Cell Balancing of Li-Ion Batteries Using LC Series Resonant Circuit", *IEEE Trans. on Industrial Electronics*, vol. 62, no. 9, pp. 5491-5501, Sept. 2015.
- [15] I. Baccouche, S. Jemmali, A. Mlayah, B. Manai and N. E. B. Amara, "Implementation of an improved coulomb-counting algorithm based on a piecewise SOC-OCV relationship for SOC estimation of Li-Ion battery", *International Journal of Renewable Energy Research*, vol. 8, no. 1, March 2018.
- [16] K. S. R. Kumar, V. V. Sastry, O. C. Sekhar, D. K. Mohanta, D. Rajesh and M. P. C. Varma, "Design and fabrication of coulomb counter for estimation of SOC of battery", 2016 IEEE International Conference on Power Electronics Drives and Energy Systems (PEDES), pp. 1-6, Dec. 2016.
- [17] Yajun Rong, Wei Yang, Hong Wang and Hanhong Qi, "SOC estimation of electric vehicle based on the establishment of battery management system", 2014 *IEEE Conference and Expo Transportation Electrification Asia-Pacific (ITEC Asia-Pacific)*, pp. 1-5, Aug.- Sept. 2014.
- [18] J. P. Nelson and W. D. Bolin, "Basics and advances in battery systems", *IEEE Trans. on Industry Applications*, vol. 31, no. 2, pp. 419-428, March-April 1995.
- [19] N. Sidhu, L. Patnaik and S. S. Williamson, "Power electronic converters for ultracapacitor cell balancing and power management: A comprehensive review", *IECON 2016 – 42nd Annual Conference of the IEEE Industrial Electronics Society*, pp. 4441-4446, Oct. 2016.
- [20] A. Affanni, A. Bellini, G. Franceschini, P. Guglielmi and C. Tassoni, "Battery choice and management for new-generation electric vehicles", *IEEE Transactions on Industrial Electronics*, vol. 52, no. 5, pp. 1343-1349, Oct. 2005.
- [21] Neil Samaddar, n Senthil Kumar and r Jayaprakash, "Passive cell balancing of a lithiumion cell", *IEEE trans. technology, vol.* Vt 13, pp. 34-47, Aug. 2008.
- [22] Mohamad Dowd, No Shin Omar, Peter Van Den Bosch and Jerib Van Merlo, "Passive and Active Battery Balancing Comparison Based on MATLAB Simulation", 6th International Electric Vehicle Symposium, 2020-Nov.
- [23] Jorgenson Ponnu and Surapong Pony Pinpoint, "Design and Estimation of State-Charging Applied for Lithium-Ion Battery Based on MATLAB Simulation", 2nd International

Electric Vehicle Symposium, 2014-march.

- [24] Wu, Xiaogang& Hu, Chen & Du, Jiuyu& Sun, Jinlei. (2015). Multistage CC-CV Charge Method for Li-Ion Battery. Mathematical Problems in Engineering. 2015. 1-10. 10.1155/2015/294793.
- [25] S. M. Lukic, J. Cao, R. C. Bansal, F. Rodriguez and A. Emadi, "Energy Storage Systems for Automotive Applications", *IEEE Trans. Ind. Electron.*, vol. 55, no. 6, pp. 2258-2267, Jun. 2008.
- [26] M. Brandl, H. Gall, M. Wenger, V. Lorentz, M. Giegerich, F. Baronti, et al., "Batteries and battery management systems for electric vehicles", 2012 *Design Automation Test in Europe Conference Exhibition (DATE)*, pp. 971-976, 2012.
- [27] Choi Chul-hyung and K. Si-kyung, "A Passive Balancing System Based on The SOC Sorting Technique", Int. J. Adv. Comput. Technol., vol. 5, no. 11, pp. 253-263, 2013.
- [28] I. Aizpuru, U. Iraola, J. M. Canales, M. Echeverria and I. Gil, "Passive balancing design for Li-ion battery packs based on single cell experimental tests for a CCCV charging mode", 2013 *International Conference on Clean Electrical Power (ICCEP)*, pp. 93-98, 2013.
- [29] M. Daowd, N. Omar, P. Van Den Bossche and J. Van Mierlo, "Passive and active battery balancing comparison based on MATLAB simulation", 2011 *IEEE Vehicle Power and Propulsion Conference*, pp. 1-7, 2011.
- [30] K. Vitols, "Design of an embedded battery management system with passive balancing", 2014 6th European Embedded Design inEducation and Research Conference (EDERC), pp. 142-146, 2014.
- [31] A. Amtip, T. Phatrapomnant, C. Nuthong and A. Kaewpunya, "A Study of energy loss in LiFePO4 battery-balancing schemes for electric vehicle applications", 2014 *International Electrical Engineering Congress (IEECON)*, pp. 1-4, 2014.
- [32] X. Gong, Z. Huang, K. Liu, H. Li and W. Liu, "A LiFePO4 battery management system for heavy-haul train electrically controlled pneumatic brake system application", 2015 IEEE Energy Conversion Congress and Exposition (ECCE), pp. 1346-1350, 2015.
- [33] I. Aizpuru, U. Iraola, J. Mari and A. Goikoetxea, "Comparative Studyand Evaluation of Passive Balancing Against Single Switch Active Balancing Systems for Energy Storage Systems", PCIM Europe 2016; International Exhibition and Conference pp. 1-9, 2016.
- [34] Stephen W. Moore and Peter J. Schneider, "A Review of Cell Equalization Methods for Lithium Ion and Lithium Polymer Battery Systems", *Proc. SAE 2001 World Congress*, pp. 2001–01-0959, Mar. 2001.
- [35] Kong Zhi-Guo, Zhu Chun-Bo, Lu Ren-Gui and Cheng Shu-Kang, "Comparison and Evaluation of Charge Equalization Technique for Series Connected Batteries", *Power Electronics Specialists Conference 2006. PESC '06. 37th IEEE*, pp. 1-6, June 2006.

APPENDIX A

BCS712



1

| Symbol | Parameter | Conditions | Туре | Min. | Тур. | Max. | Units | |
|---------------------|-----------------------------------|---|---------|------|------|------|-------|--|
| OFF CHA | RACTERISTICS | | | | | | | |
| BV _{DSS} | Drain-Source Breakdown Voltage | $V_{GS} = 0V, I_{D} = 100 \mu A$ | All | 60 | | | V | |
| IDSS | Zero Gate Voltage Drain Current | V _{DS} = 25V, V _{GS} = 0V | All | | | 0.5 | μA | |
| IGSSF | Gate - Body Leakage, Forward | V _{GS} = 15V, V _{DS} = 0V | All | | | 10 | nA | |
| ON CHAF | RACTERISTICS (Notes 1) | | | | | | | |
| V _{GS(th)} | Gate Threshold Voltage | $V_{DS} = V_{GS}, I_D = 1mA$ | All | 0.8 | 2.1 | 3 | V | |
| R _{DS(ON)} | Static Drain-Source On-Resistance | V _{GS} = 10V, I _D = 200mA | All | | 1.2 | 5 | Ω | |
| 9fs | Forward Transconductance | V _{DS} = 10V, I _D = 200mA | BS170 | | 320 | | mS | |
| | | $\label{eq:VDS} \begin{array}{l} V_{DS} \geq 2 \; V_{DS(on)}, \\ I_{D} = 200 \text{mA} \end{array}$ | MMBF170 | | 320 | | | |
| Dynamic | Characteristics | | | | | | | |
| Ciss | Input Capacitance | $V_{DS} = 10V, V_{GS} = 0V,$ | All | | 24 | 40 | pF | |
| Coss | Output Capacitance | f = 1.0MHz | All | | 17 | 30 | pF | |
| Crss | Reverse Transfer Capacitance | | All | | 7 | 10 | pF | |
| Switching | g Characteristics (Notes 1) | | | | | | | |
| t _{on} | Turn-On Time | $\begin{array}{l} V_{DD} = 25V, I_{D} = 200mA, \\ V_{GS} = 10V, R_{GEN} = 25\Omega \end{array}$ | BS170 | | | 10 | ns | |
| | | $\begin{array}{l} V_{DD} = 25V, \ I_{D} = 500mA, \\ V_{GS} = 10V, \ R_{GEN} = 50\Omega \end{array}$ | MMBF170 | | | 10 | | |
| t _{off} | Turn-Off Time | $\begin{array}{l} V_{DD} = 25V, \ I_{D} = 200mA, \\ V_{GS} = 10V, \ R_{GEN} = 25\Omega \end{array}$ | BS170 | | | 10 | ns | |
| | | $V_{DD} = 25V, I_D = 500mA,$ $V_{DD} = 10V, R_{DD} = 500$ | MMBF170 | | | 10 | 1 | |

Note:

1. Pulse Test: Pulse Width \leq 300µs, Duty Cycle \leq 2.0%.

Ordering Information

| Part Number | Package | Package Type | Lead Frame | Pin array |
|-------------|---------|---------------|------------|-----------|
| BS170 | TO-92 | BULK | STRAIGHT | DGS |
| BS170_D26Z | TO-92 | Tape and Reel | FORMING | DGS |
| BS170_D27Z | TO-92 | Tape and Reel | FORMING | DGS |
| BS170_D74Z | TO-92 | AMMO | FORMING | DGS |
| BS170_D75Z | TO-92 | AMMO | FORMING | DGS |
| MMBF170 | SOT-23 | Tape and Reel | | |

© 2010 Fairchild Semiconductor Corporation BS170 / MMBF170 Rev. E2 www.fairchildsemi.com



M.Tech (Power Electronics), EEE Dept., RVCE Bengaluru









Arduino-Nano Pinout Diagram



| Pin No. | Name | Туре | Description |
|-----------|--------|-----------|---|
| 1-2, 5-16 | D0-D13 | I/O | Digital input/output port 0 to 13 |
| 3, 28 | RESET | Input | Reset (active low) |
| 4, 29 | GND | PWR | Supply ground |
| 17 | 3V3 | Output | +3.3V output (from FTDI) |
| 18 | AREF | Input | ADC reference |
| 19-26 | A7-A0 | Input | Analog input channel 0 to 7 |
| 27 | +5V | Output or | +5V output (from on-board regulator) or |
| | | input | (input nom external power supply) |
| 30 | VIN | PWR | Supply voltage |

M.Tech (Power Electronics), EEE Dept., RVCE Bengaluru



43

2021-22



Design and Analysis of Battery Management System using Passive Cell Balancing

¹Yogalakshmi N, ²Suresha C

¹M.Tech Student, ²Assistant Professor ¹²Department of Electrical and Electronics Engineering ¹R V College of Engineering, Bengaluru, India

Abstract: Due to the increasing demand for Electric Vehicles (EVs) worldwide is an implication of economic-technological efforts to reduce fossil fuel challenges. Energy storage which powers electric vehicles is a very important component. Battery packs used as energy storage for electric vehicles use many battery cells connected in series and in parallel. These battery cells require a close monitoring and management system while operating in an electric vehicle. Such a system, called the Battery Management System (BMS). BMS and battery packs play a very important role for EVs to become the best technical and commercial alternative to gasoline-based vehicles. BMS improves battery performance, and extends battery life while ensuring a safe operating range. Cell voltage balancing with State of Charge (SOC) monitoring is part of an important function of BMS. This paper focuses on the design and analysis of a passive cell balancing method for lithium-ion (Li-Ion) batteries based on the Arduino-Nano controller. This paper also deals with the simulation to demonstrate the SOC estimation using Coulomb counting method and passive cell balancing method and passive cell balancing method method.

Index Terms - Electric Vehicles, battery Management System, Passive Cell Balancing, State of Charge, Coulomb Counting, MATLAB.

I. INTRODUCTION

In the recent years, EV's have gained considerable popularity. They are attractive mainly due to the integration of many smart applications and efficient energy saving technology, thereby addressing bigger problems associated with fossil fuels. EV Technology is considered as a potential solution to reduce emissions influence and depletion of petroleum resource reservoirs. As Electric Vehicle technology develops, many of its components and subsystems are getting better and better. Even then, mostly challenges are faced in design and development of Energy Storage Source (ESS). Frequently used ESS in EVs is the battery. Energy Storage Systems play a critical function within the fields of EVs. Li-ion batteries are more advantages as compared to the opposite rechargeable battery like Lead-acid, Nickel-Cadmium, Nickel-metal-hydride, etc. Lithium-ion batteries have the benefits of high energy density, long life, low self-discharge rate, no memory effect, non-toxic, comparatively low maintenance, fast charging, etc. over their contemporaries. They can supply large amounts of current for high-power applications, which has been traditional. For a Li-ion cell, the nominal voltage is 3.7V, maximum voltage is 4.2V and minimum voltage is 2.6V. If the intense battery limits are violated, i.e., any cell is overcharged to over 4.2V or discharged to but 2.7V, this will result in unstable battery condition and even causes fire hazard.

Therefore, the look of balancing system is essential to advance battery pack energy efficiency, cycle life and safety. The excess energy dissipation whether within the sort of heat, balancing mode are often divided into active balancing (non-dissipative) and passive balancing (dissipative). Active balancing can transfer energy to eliminate the inconsistencies between the batteries by employ inductors, capacitors, transformers, external power, and other modes. This sort of equalization method can achieve higher energy utilization, while the circuit is complex, and the cost is higher. Passive balancing dissipates excess energy within the type of heat through a parallel resistor. This equalization method is straightforward, convenient, flexible, low price and small, but this technology has disadvantages involving energy waste and causing burden to thermal management.

This article presents the design details of Arduino controlled BMS with passive cell balancing method. This system protects the Lithium-ion cells against the asymmetrical cell voltages and SOC. For effective functioning of BMS, an accurate SOC estimation of each battery cell of the pack is necessary. Multiple algorithms for estimation of SOC are suggested in literature. These are categorized into various types such as direct methods, Book-keeping methods, model-based methods, etc. In this article, an important method of SOC estimation using Coulombs counting has been considered.

II. BATTEY CELL BALANCING

Cell balancing methods can be classified into passive balancing and active balancing. The passive cell balancing method is simple, inexpensive, and easy to implement. It is therefore the most common and widely used method in industries today. Passive cell balancing is accomplished by dissipating the energy of overcharged cells with an external resistor until all cell voltages match. On the other hand, the active cell balancing circuit transfers excess energy from the cell with higher load to the cell with lower load. This excess cellular energy is transferred by the means of energy converters connected across each of the cells. Active

© 2022 JETIR June 2022, Volume 9, Issue 6

www.jetir.org (ISSN-2349-5162)

cell balancing circuit provides higher battery efficiency and shorter cell balancing time compared to passive cell balancing. Due to the inclusion of converters in each cell, battery packs become very expensive and complex [6]. In this article, only the passive cell balanced method has been considered and is described in detail below.

2.1 Passive Cell balancing

Passive Cell Balancing, in this topology, excess charge is removed from the over charged cell by the controlled operation of power switches (SW1, SW2, and SW3) such as MOSFETs which is enabled via the microcontroller. When there is an imbalance between cells, the microcontroller decides which switch should be activated. When the switch is on, the resistor gets shunted across that cell and dissipates the excess of charge [4]. The circuit diagram of passive cell balancing is as shown in Fig. 2.1.



FIG.2.1 CIRCUIT SCHEMATIC OF PASSIVE CELL BALANCING.

Passive balancing method has a higher energy loss, but this method is still widely used in industries due to its reliability and simplicity. The control method is simple and cheaper when it is used for low power applications and is easy to implement with small size. This method is suitable for both Hybrid Electric Vehicle (HEV) and EV.

III. BATTERY SOC ESTIMATION

The SOC refers to the level available capacity of the battery as compared to its rated capacity. It is usually expressed as a percentage between 0% and 100%, recommended from a completely depleted battery to a fully charged one. To calculate SOC, the voltage at the cell terminals, the current in the cell and the temperature of each cell is necessary.

The various SOC estimation methods have been proposed which are classified mainly as Direct and Indirect methods. Coulomb Counting Method is considered as one of the direct methods implemented in this work is described below.

3.1 Coulomb counting Method of SOC Estimation

Coulomb counting method is also known as battery current integration method. In this method, SOC is estimated current integration terms represent the total amount of charge transferred during charging and discharging conditions. This is represented mathematical representation as shown in the equation below [1].

 $SOC(T)\% = SOC(To) + \frac{1}{Qrated} \int_{fo}^{fo} I(dt)(s) * 100 - \dots (1)$

From (1), the rated capacity of the battery (Qrated) can be obtained from the manufacturer's specifications and sum to the initial state of charge SOC (To) [10].

IV. SOFTWARE IMPLEMENTATION

In simulation, the design of a passive cell balancing was realized for 3 cells of Lithium-Ion batteries with SOC estimation algorithm coded Aurdino-nano controller. Fig. 4.1, represents the SOC estimation algorithm. It primarily involves defining variables and Input parameters. In a string of series-connected cells B1-B3, if the cells voltage is less than 13, then the SOC is estimated by (1). If the condition goes false, then the SOC estimation is terminated.



Fig. 4.2 represents the simulation of SOC estimation using Coulomb Counting method in MATLAB. It involves calculation of current in each sample and integrates with the charging and discharging currents over the operating periods. However, the remaining charge is always less than the stored charge in the charging and discharging cycle.



FIG.4.2.SIMULATION MODEL FOR SOC ESTIMATION.

Fig. 4.3(a) represents the Voltage cure were the voltage is increased during charging till the threshold value 4.2 V and voltage decreased during discharging till the minimum value 2.6 V of Battery cells. Fig. 4.3(b) indicates the SOC of the battery is maintained at 20% initially and during charging the SOC of the battery increases approximately to 97% and during discharging the SOC level of the battery decreases to 8% and Fig. 4.3(c) symbolize current during charging of the battery is positive and current is negative during discharging cycle.



| © 2022 JETIR June 2022, Volume 9, Issue 6 | | | | | | www.jetir.or | rg (ISSN-2349-5162) |
|---|--|--|--|--|---|--------------|---------------------|
| - | | | | | | | - |
| | | | | | 1 | | |
| | | | | | | | |

FIG. 4.3(B) CURRENT WAVEFORMS DURING CHARGING AND DISCHARGING OPERATION BATTERY CELLS.

Fig. 4.4 shows the proposed cell balancing algorithm implemented. It involves the continuous monitoring of the SOC of each cell B1-B3. In a string of series-connected cells B1-B3, the cell with the highest SOC is identified as compared to the SOC of other cells. Any cell having the positive differential SOC compared to other, the MOSFET switch in that cell circuit is triggered ON. Thus, the resistor gets connected across the cell leading to the discharge of the cell until the time it matches with the voltage rest of the cells. To prevent the continuous switching operation of MOSFETs, the cell balancing algorithm is implemented such that MOSFETs will be turned on only when the voltage difference between any of the cells is ≤ 20 mV. Or else, the cell balancing operation is kept idle.



The proposed cell balancing circuit is simulated using MATLAB tool which carried out for two cases viz, during charging, discharging conditions as shown in Fig. 4.5(a). To demonstrate battery balancing, the State of Charge (SOC) of the cells is initialized with the difference of 5% between adjacent cells. MATLAB model was created for the 3cells Li-ion battery pack. Battery Cell specification was set according to the Li-Ion cell manufacturer datasheet. The simulation of SOC based cell balancing using a MOSFET and a resistor placed in parallel with each cell is realized. MOSFET corresponding to each battery is triggered ON when there is a voltage difference (i.e., ≤ 20 mV) which determines the following condition based on the algorithm. Fig. 4.5(b) Voltage Function Block and Pulse Generation Block, MATLAB Simulation Model for Passive Cell Balancing. A Battery cell SOC is greater than other battery cells SOC in the string: MOSFET is triggered simultaneously and when all the cells are balanced, triggering is STOP corresponding to that MOSFET. The resistor value is taken as 10 Ω to operate the circuit. These values have been calculated considering the losses occurring in MOSFETS and resistors. The circuit operation is based on a control algorithm as shown in Fig. 4.4. When the B1 SOC is greater than B2, the switch across the B1 is turned ON. Thus, similar logic is for B2 and B3. The simulation results were recorded for cells during charging, discharging conditions. The following section provides the simulation results obtained under the above-mentioned conditions and the discussion based on the same.



FIG. 4.5(A) MATLAB SIMULATION MODEL FOR PASSIVE CELL BALANCING.



FIG. 4.5(B) VOLTAGE FUNCTION BLOCK AND PULSE GENERATION BLOCK, MATLAB SIMULATION MODEL FOR PASSIVE CELL BALANCING.

The initial cell voltages are 3.9, 3.93, 3.97 and SOC was initialized as 65%, 70% and 75% for cells B1, B2, and B3 respectively with a variation of 5% between B1 to B3. When the cells were balanced the SOC of all cells reached 97%. To balance 5% variation at the beginning charging till the time reaches 4.2 i.e., cells reach the maximum value. The time taken was 5000 sec in overall 1600sec. During discharging operation, a load resistor is shunted across the battery pack. The cell voltages are compared. The cell with least voltage level is identified and the remaining two battery cells are discharges to the same levels. When the cells were balance 5% variation with SOC and the time taken was 1600sec in overall 3000sec of circuit operation as shown in Fig. 4.6.





V. Conclusion

BMS is required for the EV battery pack to protect the battery and improve its life and performance. The work presented in this paper illustrates the use of Arduino-nano controller features, but the lower cost in BMS can provide the desired functionalities of the BMS. The passive cell balancing method is simple and cost-effective solution to be used in an EV battery pack. Therefore, it is one of the common methods which are followed by industries.

© 2022 JETIR June 2022, Volume 9, Issue 6 www.jetir.org (ISSN-2349-5162) This paper presents the simulation results for BMS based passive cell balancing circuit with the Coulomb counting method of SOC estimation. This is followed by battery modelling using equivalent circuit and the charge and discharge graph, which is explained with the help of the equivalent circuit model. MATLAB/Simulink modelling of three cells and with their charge and discharge graphs are discussed after balancing techniques. These results showed that battery balancing, and SOC estimation will be effectively achieved using this topology.

REFERENCES

- A. P. Shukla and R. A. Patel, "Battery Management System by Passive Cell Balancing for Electric vehicle," 2022 2nd International Conference on Power Electronics & IoT Applications in Renewable Energy and its Control (PARC), 2022, pp. 1-6, doi: 10.1109/PARC52418.2022.9726646.
- [2] S. Dalvi and S. Thale, "Design of DSP Controlled Passive Cell Balancing Network based Battery Management System for EV Application," 2020 IEEE India Council International Subsections Conference (INDISCON), 2020, pp. 84-89, doi: 10.1109/INDISCON50162.2020.00029.
- [3] Samaddar, Neil & Kumar, Senthil&Jayapragash, R. (2020). "Passive Cell Balancing of Li-Ion batteries used for Automotive Applications". Journal of Physics: Conference Series. 1716. 012005. 10.1088/1742-6596/1716/1/012005.
- [4] Amin, K. Ismail, A. Nugroho and S. Kaleg, "Passive balancing battery management system using MOSFET internal resistance as balancing resistor," 2017 International Conference on Sustainable Energy Engineering and Application (ICSEEA), 2017, pp. 151-155, doi: 10.1109/ICSEEA.2017.8267701.
- [5] L. Wei, L. Jie, S. Wenji and F. Ziping, "Study on passive balancing characteristics of serially connected lithium-ion battery string," 2017 13th IEEE International Conference on Electronic Measurement & Instruments (ICEMI), 2017, pp. 489-495, doi: 10.1109/ICEMI.2017.8265862.(2002)
- [6] W. C. Lee, D. Drury, and P. Mellor, "Comparison of passive cell balancing and active cell balancing for automotive batteries," 2011 IEEE Vehicle Power and Propulsion Conference, 2011, pp. 1-7, doi: 10.1109/VPPC.2011.6043108.
- [7] Piao, Changhao& Wang, Zhaoguang& Cao, Ju & Zhang, Wei & Lu, Sheng. (2015). "Lithium-Ion Battery Cell-Balancing Algorithm for Battery Management System Based on Real-Time Outlier Detection." Mathematical Problems in Engineering. 2015. 1-12. 10.1155/2015/168529.
- [8] Kivrak, Sinan &Özer, Tolga &Oğuz, Yüksel&Kelek, Muhammed. (2021). Novel active and passive balancing method-based battery management system design and implementation. Journal of Power Electronics. 21. 10.1007/s43236-021-00320-x.
- [9] Y. Tripathy, A. McGordon, J. Marco, and M. Gama-Valdez, "State-of-Charge estimation algorithms and their implications on cells in parallel," 2014 IEEE International Electric Vehicle Conference (IEVC), 2014, pp. 1-6, doi: 10.1109/IEVC.2014.7056168.
- [10] YajunRong, Wei Yang, H. Wang and Hanhong Qi, "SOC estimation of electric vehicle based on the establishment of battery management system," 2014 IEEE Conference and Expo Transportation Electrification Asia-Pacific (ITEC Asia-Pacific), 2014, pp. 1-5, doi: 10.1109/ITEC-AP.2014.6940791.



| An International Open Access Journal Peer-reviewed, Refereed Journal www.jetir.org editor@jetir.org an International Scholarly Indexed Journal www.jetir.org editor@jetir.org an International Scholarly Indexed Journal Working and International Scholarly Indexed Journal Working and International Scholarly Indexed Journal Certificate of Publication | Journal of Emerging Technologies and Innovative Research (ISSN : 2349-5162) | Is hereby awarding this certificate to YOGALAKSHMI R | In recognition of the publication of the paper entitled Design and Analysis of Battery Management System using Passive Cell | Published In JETIR (www.jetir.org) ISSN UGC Approved (Journal No: 63975) & 7.95 Impact Factor | Published in Volume 9 Issue 6, June-2022 Date of Publication: 2022-06-28 | Pariar P And F EDITOR EDITOR IN CHIEF JETIR2206839 Research Paper Weblink http://www.jetir.org/view?paper=JETIR2206839 Registration ID : 404886 An International Scholarly Open Access Journal, Peer-Reviewed, Refereed Journal Impact Factor Calculate by Google Scholar and Semantic Scholar Al-Powered Research Tool, Multidianguage Journal Indexing in All Major Database & Metadata, Citation Generator An International Scholar and Semantic Scholar Al-Powered Research Tool, Alticition Generator |
|---|---|---|--|---|--|--|
|---|---|---|--|---|--|--|

| ORIGIN | ALITY REPORT | | |
|--------|--|--|--|
| | 3% 4% 1 ARITY INDEX INTERNET SOURCES PUR | 2% BLICATIONS | 3% STUDENT PAPERS |
| PRIMAR | YY SOURCES | | |
| 1 | Sanket Dalvi, Sushil Thale. " Controlled Passive Cell Bala based Battery Management Application", 2020 IEEE India International Subsections C (INDISCON), 2020 Publication | Design of D incing Netw t System for a Council onference | SP 5% ork r EV |
| 2 | Wai Chung Lee, David Drury "Comparison of passive cell active cell balancing for auto 2011 IEEE Vehicle Power an Conference, 2011 Publication | /, Phil Mello balancing a omotive ba d Propulsio | r. 1 % and tteries", n |
| 3 | Submitted to Edith Cowan U | Jniversity | 1% |
| 4 | Submitted to Coventry Univ Student Paper | versity | 1% |
| 5 | Wen-Yeau Chang. "The Stat Estimating Methods for Bat 'Hindawi Limited', 2013 | e of Charge tery: A Revi | ew", 1% |





| 20 | Internet Source | <1% |
|----|--|-----|
| 21 | www.researchgate.net | <1% |
| 22 | Yuan Cao, Jaber A. Abu Qahouq. "Hierarchical SOC Balancing Controller for Battery Energy Storage System", IEEE Transactions on Industrial Electronics, 2021 Publication | <1% |
| 23 | docplayer.net Internet Source | <1% |
| 24 | www.interreg-danube.eu | <1% |
| 25 | Munwaja, Supansa, Bundit Tanboonjit, and Nisai H. Fuengwarodsakul. "Development of cell balancing algorithm for LiFePO4 battery in electric bicycles", 2012 9th International Conference on Electrical Engineering/Electronics Computer Telecommunications and Information Technology, 2012. Publication | <1% |
| 26 | P. Sivaraman, C. Sharmeela. "IoT - Based Battery Management System for Hybrid Electric Vehicle", Wiley, 2020 | <1% |







RV Educational Institutions[®] RV College of Engineering

Autonomous Institution Affiliated to Visvesvaraya Technological University, Belagavi Approved by AICTE, New Delhi, Accredited By NAAC, Bengaluru And NBA, New Delhi

Major Project: Phase-II Report on gn and Implementation of Digita

Design and Implementation of Digitally Controlled Cooler Drive Inverter for Temperature Control 18MPE41

> Submitted by Sachin J M USN: 1RV20EPE11

Under the Guidance of

Dr. Anitha G S Associate Professor Department of EEE RV College of Engineering® Bengaluru - 560059 Bhoopendra Kumar Singh Director Design & Engineering Centum Electronics Bengaluru-560064

Submitted in partial fulfillment of the requirements for the award of degree of

MASTER OF TECHNOLOGY in POWER ELECTRONICS

DEPARTMENT OF ELECTRICAL AND ELECTRONICS ENGINEERING



2021-22

Go, change the world

RV COLLEGE OF ENGINEERING®

(Autonomous Institution Affiliated to Visvesvaraya Technological University, Belagavi)

DEPARTMENT OF ELECTRICAL AND ELECTRONICS

Bengaluru- 560059



CERTIFICATE

Certified that the project work titled "Design and Implementation of Digitally Controlled Cooler Drive Inverter For Temperature Control" carried out by Sachin J M, USN:1RV20EPE11, a bonafide student of RV College of Engineering[®], Bengaluru in partial fulfillment for the award of Master of Technology in Power Electronics of RV College of Engineering[®], Bengaluru, affiliated to Visvesvaraya Technological University, Belagavi, during the year 2021-22. It is certified that all corrections/suggestions indicated for internal assessment have been incorporated in the report deposited in the departmental library. The project report has been approved as it satisfies the academic requirement in respect of project work prescribed for the said degree.

18 7-122 Dr. Anitha G S Associate Professor, Department of Electrical & Electronics Engineering, RVCE, Bengaluru -59

Name of the Examiners

Dr. S. G. Srivan

Head of Department, Department of Electrical & Electronics Engineering,

RVCE, Bengaluru–59 Prof. & Head Department Electrical & Electronics Engineering R.V. College of Engineering Bengaluru-560 059

Dr. K. N. Subramanya Principal,

RVCE, Bengaluru-59 PRINCIPAL RV COLLEGE OF ENGINEERING BENGALURU - 560 059

RV COLLEGE OF ENGINEERING®

(Autonomous Institution Affiliated to Visvesvaraya Technological University, Belagavi)

DEPARTMENT OF ELECTRICAL AND ELECTRONICS

Bengaluru- 560059

DECLARATION

I, Sachin J M, student of fourth semester M. Tech in Power Electronics, Department of Electrical and Electronics Engineering, RV College of Engineering[®], Bengaluru, declare that the Major project Phase- II with title "Design and Implementation of Digitally Controlled Cooler Drive Inverter For Temperature Control", has been carried out by me. It has been submitted in partial fulfilment of the course requirements for the award of degree in Master of Technology in Power Electronics of RV College of Engineering[®], Bengaluru, affiliated to Visvesvaraya Technological University, Belagavi, during the academic year 2021-22. The matter embodied in this report has not been submitted to any other university or institution for the award of any other degree or diploma.

Date of Submission: 1807 2022

Student Name: Sachin J M

USN: IRV20EPE11

Department of Electrical and Electronics Engineering

RV College of Engineering®,

Bengaluru-560059

Sartin . Fr Signature of the Student



30th May 2022

TO WHOMSOEVER IT MAY CONCERN

This is to certify that Mr. Sachin J M (USN: 1RV20EPE11), student of R V College of Engineering has completed the project work entitled "Design and Implementation of digitally controlled cooler drive inverter for temperature control" in partial fulfilment for the award of Master of Technology in Power Electronics during the time period 2021 - 2022 under the guidance of Mr. Bhoopendra Kumar Singh (Director – Power Electronics Design).

During the period his conduct was good.

We wish him good luck and success in his future endeavors.

Thanking you, Yours faithfully, For Centum Electronics Limited

Seconda A

Authorized Signatory

Centum Electronics Limited # 44, KHB Industrial Area, Yelabanka New Travn

44, KH8 Industrial Area, Yelahanka New Town, Bangalore - 560 106, Kamataka, India Tel +91-(0)80-4143-6000 Fax +91-(0)80-4143-6005 www.centumelectronics.com CIN - L85110KA1993PLC013869

ACKNOWLEDGEMENT

Any achievement, be it scholastic or otherwise does not depend solely on the individual efforts but on the guidance, encouragement and cooperation of intellectuals, elders and friends. A number of personalities, in their own capacities have helped me in carrying out this project titled, "Design And Implementation of Digitally Controlled Cooler Drive Inverter for Temperature Control". I would like to take this opportunity to thank them all.

Firstly I deeply express sincere gratitude to my guide **Dr. Anitha G S**, Associate Professor, Department of Electrical and Electronics Engineering, RVCE, Bengaluru, for her patience, valuable guidance, suggestions, advice and assistance throughout this project. she has been a constant and regular source of encouragement to me during this period.

It is a genuine pleasure to express my deep sense of thanks and gratitude to **Dr. Ravichandran C**, Assistant Manager, Centum Electronics Limited, **Prasanna Kumar R**, Senior Engineer, Centum Electronics Limited and **Bhoopendra Kumar Singh**, Director, Design & Engineering Team at **Centum Electronics Limited** for their guidance and support.

I would like to express my thanks to **Dr. S G Srivani**, Professor, Head of the department and Associate Dean, P.G. studies, Department of Electrical and Electronics Engineering, Bengaluru, for her patient guidance, encouragement, timely support and assistance during the project work.

I deeply express my sincere gratitude to **Dr. Rudranna Nandihalli**, Professor and Head of the department(Retired), Department of Electrical and Electronics Engineering, RVCE, Bengaluru, for his patience, valuable guidance, suggestions, advice and assistance throughout this project.

I owe my deepest gratitude to **Dr. K N Subramanya**, Principal, RVCE, Bengaluru, for his support towards completion of this project.

I would like to thank all the **faculty members** and **non-teaching staff** of the Department of Electrical and Electronics Engineering, RVCE for their constant support.

Sachin J M Power Electronics Department of Electrical and Electronics Engineering RV College of Engineering® Bengaluru-59

ABSTRACT

Cooler drives are widely used for cryocoolers, a cryocooler is a refrigerator designed to reach cryogenic temperatures and its main purpose is to cool objects quickly using extremely low temperatures. There are many common applications of Cryocoolers. One of the most common application is for the cooling of infrared sensors to temperatures of 80-150 K for use in military night vision equipment. The main objective was to capture the image from the space and fed to the FPGA and the signal received was converted to digital form using ADC.

The present work includes, design and implementation of digitally controlled cooler drive inverter for temperature control. The selected topology was H-Bridge inverter. The Main components includes ATmegaS128 Microcontroller, PID Controller, Protection Circuits, MOSFET Switches, Analog to Digital Converter, Driver Circuits, 2N2222A Transistor and Relays. The proposed inverter drives the cooler drive with 12V/6A, 50Hz AC output power via a PID control loop with input voltage range from 24V to 36V DC to control the cooling of detector array based upon the temperature signal feedback from the temperature sensor mounted on detector Focal Plane Array and in order to increase the relative accuracy of the thermal sensor, it was supplied with 1mA, 25uA constant current source to bias a temperature sensing diode and is connected to cooler PID control loop for temperature regulation. The voltage measured across the sensing diode was used by the control algorithm in the inverter to regulate the AC output voltage so that the cooler will maintain a stable cold tip temperature.

The simulation analysis were carried out in PSIM, LTSpice and MATLAB/Simulink softwares, The design of the proposed inverter was carried out in SMath software and the Hardware Implementation was carried out in Printed Circuit board(PCB) and the PCB mainly consists of three cards namely Inverter(main), EMI and output cards and the interfacing of three cards were done to meet the design specifications for resistive and motor load conditions. The Hardware Implementation results shows that the efficiency of more than 90% were acheived at 3 Ω Load Condition, 60W Load Condition, motor load condition and the effect of feedforward loop at 25° C ambient, 60° C Ambient and at Cold Tip Conditions were tabulated for input voltage range from 24 to 36V DC. The regulated output voltage and output current obtained were 12V and 6A respectively. The efficiency of more than 90% were achieved in all the cases and the obtained output ripple, frequency, DC offset, total harmonic distortion, load and line regulation were within the specified limits.

LIST OF PUBLICATIONS

Publication Type Publication Details

Journal

Sachin J M, Dr. Anitha G S, Dr. Ravichandran C, Prasanna Kumar R, Bhoopendra Kumar Singh, "**Design and Implementation of Digitally Controlled Cooler Drive Inverter for Temperature Control,**" International Journal of Emerging Technologies and Innovative Research, ISSN:2349-5162, Vol.9, Issue 6, pp. e549e569, June-2022.

TABLE OF CONTENTS

| Acknowledgement | i |
|--|------|
| Abstract | ii |
| Table of Contents | iv |
| List of Figures | viii |
| List of Tables | xi |
| Glossary | xii |
| | |
| Chapter 1 | |
| Introduction | 1 |
| 1.1 Overview | 2 |
| 1.2 Specific details | 2 |
| 1.3 Literature survey | 3 |
| 1.4 Motivation | 5 |
| 1.5 Objectives | 6 |
| 1.6 Problem Statement | 6 |
| 1.7 Organization of the report | 6 |
| Chapter 2 | |
| H-Bridge Inverter Topology | 8 |
| 2.1 Single phase H-Bridge inverter | 8 |
| 2.2 Bipolar pulse width modulation technique | 9 |
| 2.3 Unipolar pulse width modulation technique | 10 |
| 2.4 ATmegaS128 Microcontroller | 12 |
| 2.4.1 ATmegaS128 Microcontroller PIN configuration | 13 |
| 2.4.2 ATmegaS128 Microcontroller PIN Description | 14 |
| 2.5 Control techniques | 16 |
| 2.5.1 Voltage mode control | 16 |
| 2.5.2 Voltage feed forward control | 18 |

| 2.6 Temperature sensing diode input | 19 |
|---|----|
| 2.7 Launch lock procedure | 21 |
| 2.8 Inverter resolution | 21 |
| 2.9 Sine wave functions(Lookup table) | 22 |
| 2.10 MIL-STD-461E CE102 EMI/EMC Testing | 22 |
| 2.10.1 CE 102 applicability | 22 |
| 2.10.2 CE 102 limits | 22 |
| 2.10.3 CE 102 test procedure | 23 |
| 2.11 Summary | 26 |
| Chapter 3 | |
| Methodology and Block Diagram | 27 |
| 3.1 Methodology | 27 |
| 3.2 Block diagram | 28 |
| 3.3 Relay sequencing for proposed prototype | 30 |
| 3.4 Implementation algorithm and Flow chart | 31 |
| 3.4.1 Implementation Algorithm | 31 |
| 3.4.2 Flow Chart | 33 |
| 3.5 Summary | 33 |
| Chapter 4 | |
| Specifications and Design Details | 34 |
| 4.1 Specifications | 34 |
| 4.2 Design Details | 35 |
| Chapter 5 | |
| Simulation and Hardware implementation | 41 |
| 5.1 Logic implementation in temperature control | 41 |
| 5.2 PWM Control logic | 42 |
| 5.3 H-Bridge inverter power circuit | 43 |
| 5.4 H-Bridge inverter waveforms | 43 |
| 5.5 Constant current source biasing circuit | 45 |
| 5.6 Protection circuits | 46 |
|--|-----|
| 5.6.1 Over voltage protection | 46 |
| 5.6.2 Under voltage protection | 46 |
| 5.6.3 Over current protection | 47 |
| 5.7 Hardware CRO waveforms of cooler drive inverter | 48 |
| 5.8 MIL-STD-461E CE102 EMI/EMC Testing | 55 |
| 5.8.1 CE 102 : LIVE TO CHASSIS | 55 |
| 5.8.2 CE 102 : RETURN TO CHASSIS | 55 |
| 5.9 Hardware PCB under testing | 56 |
| 5.10 Hardware PCB and Experimental setup of cooler drive inverter | 56 |
| 5.11 Summary | 57 |
| Chapter 6 | 2.1 |
| Results and Discussion | 58 |
| 6.1 Hardware results of output voltage | 58 |
| 6.2 Hardware results of load regulation | 58 |
| 6.3 Hardware results of line regulation | 58 |
| 6.4 Hardware Results of Frequency | 59 |
| 6.5 Hardware Results of DC offset | 59 |
| 6.6 Hardware Results of THD | 60 |
| 6.7 Hardware Results Efficiency at 3Ω Load Condition | 60 |
| 6.8 Hardware Results Efficiency at 60W Load Condition | 60 |
| 6.9 Hardware Results of Ripple Voltage | 61 |
| 6.10 Hardware Results of OCP | 61 |
| 6.11 Effect of Feedforward loop@25 deg Ambient conditions | 61 |
| 6.12 Effect of Feedforward loop@60 deg Ambient conditions | 62 |
| 6.13 Effect of Feedforward loop@Cold Tip conditions | 63 |
| 6.14 Measured Experimental Results of Thermal Sensor | 64 |
| 6.15 Slow and Soft Start Measured Results of cooler drive inverter | 64 |
| 6.16 Summary | 65 |

Chapter 7

| Conclusion and Future Scope | 66 |
|-----------------------------|-------|
| 7.1 Conclusion | 66 |
| 7.2 Future scope | 67 |
| References | 68 |
| Appendix A | Trust |
| TUTY | |

LIST OF FIGURES

| Fig No | Figure Name | Page No. |
|--------|---|----------|
| 2.1 | Single phase H-Bridge Inverter | 8 |
| 2.2 | LCL filter circuit diagram | 9 |
| 2.3 | H-Bridge Inverter bipolar PWM function principle | 10 |
| 2.4 | H-Bridge Inverter unipolar PWM function principle | 11 |
| 2.5 | PIN Configuration of ATmegaS128 Microcontroller | 13 |
| 2.6 | Block diagram of voltage mode control method | 17 |
| 2.7 | Key waveforms during step change in V _{in} for voltage | 17 |
| | mode control | |
| 2.8 | Block diagram of voltage feed forward control | 18 |
| 2.9 | Key waveforms during step change in V _{in} for voltage | 19 |
| | mode feed forward control. | 5 |
| 2.10 | Temperature Sensing Diode Input | 20 |
| 2.11 | Illustration of Temperature Sensing Diode Voltage versus | 20 |
| | Inverter Output Voltage | |
| 2.12 | CE 102-1. CE102 limit for all applications | 25 |
| 2.13 | CE 102-2. Measurement system check setup | 25 |
| 2.14 | CE 102-3. Measurement setup | 26 |
| 3.1 | Methodology in design of converter(DC-AC) | 27 |
| 3.2 | General block diagram of the cooler drive inverter | 29 |
| 3.3 | Functional block diagram of the cooler drive inverter | 29 |
| 3.4 | Interface block diagram of cooler drive inverter | 30 |
| 3.5 | Flow chart of sine PWM logic generation and PID controller | 33 |
| 4.1 | PID controller circuit | 39 |
| 5.1 | MATLAB Simulation(Logic Implementation in Temp control) | 41 |
| 5.2 | PID Controller | 41 |

| 5.3 | Simulated output waveform(O/P voltage, Ref and Temp | 42 |
|------|---|----|
| | sensor O/P) | |
| 5.4 | PWM control logic used in Microcontroller for H-Bridge | 42 |
| | Inverter | |
| 5.5 | H-Bridge Inverter Power Circuit | 43 |
| 5.6 | H-Bridge Inverter output voltage(Before and after filtering) | 43 |
| 5.7 | Generation of PWM signal(switches 1 and 2) During half cycle | 44 |
| | of time duration 0 to 0.01 second. | |
| 5.8 | Generation of PWM signal(switches 1 and 2) During half cycle | 44 |
| | of time duration 0 to 0.01 second. | |
| 5.9 | Generation of PWM signal(switches 1 and 2) During half cycle | 44 |
| | of time duration 0 to 0.01 second. | |
| 5.10 | Generation of PWM signal(switches 3 and 4) During half cycle | 45 |
| | of time duration 0.01 to 0.02 second. | 2 |
| 5.11 | Generation of PWM signal(switches 3 and 4) During half cycle | 45 |
| | of time duration 0.01 to 0.02 second. | |
| 5.12 | 1mA constant current source biasing circuit | 45 |
| 5.13 | Circuit of over voltage protection | 46 |
| 5.14 | Circuit of under voltage protection | 47 |
| 5.15 | Circuit of over current protection | 47 |
| 5.16 | Gate main pulses(Upper MOSFETs) of MOSFETs 1 & 3 | 48 |
| 5.17 | Gate main pulses and its complementary pulses of MOSFETs | 48 |
| | 1 & 2 | |
| 5.18 | Main pulse and its complementary pulses of MOSFETs 3& 4 | 49 |
| 5.19 | Sinusoidal PWM variation of the main pulses | 49 |
| 5.20 | Sinusoidal waveform after main pulses are passed through RC low | 50 |
| | pass filter(cutoff frequency= 1.59KHz) | |
| 5.21 | Sinusoidal waveform after main pulses are passed through RC low | 50 |
| | Pass filter(cutoff frequency= 1.59KHz) | |

| 5.22 | Sinusoidal waveform after main pulses are passed through RC low 51 | | |
|------|---|-----------|--|
| | pass filter(cutoff frequency= 1.59KHz) & by increasing voltage | | |
| | modulation index | | |
| 5.23 | Generated inverter output without output filter | 51 | |
| 5.24 | Generated inverter output with output LC filter | 52 | |
| 5.25 | Output voltage, output current and Temperature sensor at | 52 | |
| | 28VDC for Motor load | | |
| 5.26 | Output voltage and Temperature sensor output voltage for motor load | 53 | |
| 5.27 | Output voltage and output current for Motor load | 53 | |
| 5.28 | Output voltage, output current and Temperature sensor | 54 | |
| | Voltage at 28VDC for 3-ohm resistive load condition | | |
| 5.29 | Output voltage, output current and Temperature sensor voltage | 54 | |
| | at 28VDC for Motor load | | |
| 5.30 | CE 102 : LIVE TO CHASSIS | 55 | |
| 5.31 | CE 102 : RETURN TO CHASSIS | 55 | |
| 5.32 | Hardware Experimental Setup Under Testing | <u>56</u> | |
| 5.33 | Hardware Experimental Setup Under Testing with Liquid | 56 | |
| | Nitrogen Cylinder | | |
| 5.34 | Hardware PCB | 57 | |
| 5.35 | Hardware Experimental Setup | 57 | |
| | | | |
| | TUTY | | |

LIST OF TABLES

| Table No. | Table Name | Page No. |
|-----------|---|----------|
| 2.1 | Switching states of an H-Bridge inverter using bipolar PWM | 9 |
| 2.2 | Switching states of an H-Bridge inverter using unipolar PWM | 11 |
| 2.3 | Configuration of ATmegaS128 Microcontroller | 12 |
| 2.4 | Prescalar & PWM Switching Frequency | 21 |
| 3.1 | Relay sequencing for cooler drive inverter | 31 |
| 4.1 | Specifications for the proposed prototype | 34 |
| 6.1 | Output voltages(Vrms) | 58 |
| 6.2 | Load regulation | 58 |
| 6.3 | Line regulation | 58 |
| 6.4 | Frequency | 59 |
| 6.5 | DC offset | 59 |
| 6.6 | Total Harmonic Distortion(THD) | 60 |
| 6.7 | Efficiency at 3Ω load condition | 60 |
| 6.8 | Efficiency at 60W load condition | 60 |
| 6.9 | Vripple | 61 |
| 6.10 | Over current Protection | 61 |
| 6.11 | Effect of feed forward loop at 25 deg ambient conditions | 62 |
| 6.12 | Effect of feed forward loop at 60 deg ambient conditions | 62 |
| 6.13 | Effect of feed forward loop at cold tip conditions | 63 |
| 6.14 | Measured experimental results of thermal sensor | 64 |
| 6.15 | Measured experimental results of slow and soft start | 65 |
| | procedure implemented | |

GLOSSARY

| ADC | : | Analog to digital converter | |
|--------|-----|---|--|
| ATMEL | : | Advanced Technology for memory and logic | |
| AVR | : | Alf and Vegard's RISC Processor | |
| CE | : | Conducted emission | |
| CRO | : | Cathode ray oscilloscope | |
| D | : | Duty ratio | |
| EEPROM | : 3 | Electrically erasable programmable read only Memory | |
| EMI | 1 | Electromagnetic Interference | |
| EMC | 10 | Electromagnetic compatibility | |
| EUT | ÷ | Equipment under testing | |
| ISR | - | Interrupt service routine | |
| JTAG | : | Joint test action group | |
| MOSFET | : | Metal oxide semiconductor field effect transistor | |
| OCP | : | Over current protection | |
| OVP | : | Over voltage protection | |
| PCB | : | Printed circuit board | |
| PID | : | Proportional integral derivative | |
| PWM | : | Pulse width modulation | |
| SPWM | | Sinusoidal pulse width modulation | |
| SRAM | : | Static random access memory | |
| SPI | : | Serial peripheral interface | |
| THD | : | Total Harmonic Distortion | |
| TWI | : | Two-Wire interface | |
| USART | : | Universal synchronous asynchronous receiver transmitter | |
| UVP | : | Under voltage protection | |
| VSI | : | Voltage Source Inverter | |

CHAPTER 1

INTRODUCTION

Power supply unit is an interface between power source and the electric load. The main function of the power supply unit is to modulate or convert the available electrical energy from the power supply into the form required by the load. It is quite rare that the power source directly matches the requirements of a particular load [1]. So, the power supply units find extensive applications in various industries. Input power source may be AC or DC, while the load may be a motor, an electronic equipment, or a computer[2]-[6].

Due to the growing need for low-cost cooling solutions for focal planes on short-duration (1-2 year), low-cost space flight experiments, both on spacecraft that fly in low Earth orbit as well as on landers and rovers for planetary investigation. Due to the significant temperature changes of the ambient environment and the limited available power, these applications place tremendous demands on both the cooler operating conditions and the thermal control of the cooler's surroundings[7]-[10].

A basic thermistor, a sensor whose resistance changes with temperature, is utilised in numerous applications. As an exponential function, this variation often introduces nonlinearity into the closed-loop control system. The open-loop plant's short time constants and the controller's relatively modest bandwidth demands, however, mean that this nonlinearity does not provide any specific control challenges[11]-[15].

The term cryogenic simply means very low temperature. Cryogenic cooling uses refrigerants, such as liquid nitrogen or solid carbon dioxide, directly. Cryogenic freezing is often treated as a specific type of freezing method on its own, however, it is essentially an immersion/spray system, depending on how the cryogen is utilized. Some gases are stored under "cryogenic conditions," which means that they are stored at very low temperatures (-130 degrees Fahrenheit or less). Examples of gases that may be stored this way include air, argon, carbon monoxide, ethylene, fluorine, helium, hydrogen, methane, nitrogen, and oxygen[16].

A refrigerator designed to reach cryogenic temperatures is often called a cryocooler and its main purpose is to cool objects quickly using extremely low temperatures. There are many common applications of Cryocoolers. One of the most common application is for the cooling of infrared sensors to temperatures of 80-150 K for use in military night vision equipment. The term is most often used for smaller systems, typically table-top size, with input powers less than about 20 kW. Some can have input powers as low as 2-3 W. Large systems, such as those used for

cooling the superconducting magnets in particle accelerators are more often called cryogenic refrigerators. Their input powers can be as high as 1 MW[17]-[20].

In most cases cryocoolers use a cryogenic fluid as the working substance and employ moving parts to cycle the fluid around a thermodynamic cycle. The fluid is typically compressed at room temperature, precooled in a heat exchanger, then expanded at some low temperature. The returning low-pressure fluid passes through the heat exchanger to precool the high-pressure fluid before entering the compressor intake. The cycle is then repeated[20]-[32].

The Input to the cooler drives are AC, H-Bridge inverters are commonly used to convert DC Power into AC power and in order to generate sinusoidal PWM pulses for the single phase H-Bridge inverter, The microcontrollers are used because it is simpler and more flexible to change the real-time control algorithms without further modifications in a hardware with its reduced cost and also it reduces the complexity of the control circuit[33]-[36].

1.1 Overview

To meet the demand for the low-cost cooling options for local plane on very short duration, cooler drive inverter is designed for cryocoolers application. The output is controlled using duty cycle of the PID controller and accordingly the PWM waveforms are generated using ATmegaS128 microcontroller for controlling the output voltage. These applications place high demand on both cooler operating conditions and on the thermal control of the cooler environment because of the extreme temperature variation and because of limited available power[32].

The converter(DC-AC) has been employed with feed forward topology for fast response of closed loop control with changes in the input voltage ranging from 24V to 36V DC and voltage feed forward technique has been implemented for regulating both output voltage and temperature sensor voltage. Analog to Digital converter is used to convert analog signals to digital signals. The Switching frequency of 22KHz is used as per the design specification for the cooler drive. The converter is provided with two relays i.e., Main relay for Turning the converter ON-OFF and Launch lock relay is used to avoid the mechanical vibrations and secure moving during launching. The converter(DC-AC) is provided with protection circuits such as Over Voltage Protection (OVP), Under Voltage Protection (UVP) and Over Current Protection (OCP).

1.2 Specific Details

Digitally controlled H-Bridge inverter for cryocooler application with voltage feed forward technique for regulating output voltage and temperature sensor voltage is designed. The topology used is H-Bridge inverter. The input voltage range is 24V to 36V DC. The Main components includes ATmegaS128 Micro controller, PID Controller, Protection Circuits, MOSFET Switches,

Analog to Digital Converter, Driver Circuits, 2N2222A Transistor and Relays. The converter is designed with 22KHz switching frequency using ATmegaS128 Microcontroller. The output voltage to be obtained is 12V AC RMS and the output current is 6A. The Maximum permissible DC offset level at output is 0.2V and Maximum permissible harmonics in output signal for Secondary Harmonics is 10% and for Higher harmonics is 5%. The voltage for the over voltage protection circuit is 125% of the output voltage and for current is 125%.

1.3 Literature survey

Single-phase H-Bridge inverters are heavily used in home applications like uninterruptible power supplies (UPS), instant power supplies (IPS), induction heating, internet of things (IoT), renewable energy-based system. The input may come from a battery, rectified ac, fuel cell, solar cell, etc. It can be either standalone or grid-connected. Switch mode inverters are categorized mainly as a square wave and PWM inverters [1]. Square wave inverter is the simplest but comes with high harmonic contents close to the fundamental component. On the other hand, Sinusoidal Pulse Width Modulation (SPWM) scheme functions by comparing a modulating sinusoidal signal at desired output frequency with a high frequency (in kHz range) triangular signal acting as a carrier[2]. The advantage of this scheme is the shifting of harmonics at multiples of carrier frequency there by making the output more sinusoidal than square wave inverter. Besides, this characteristic enables the use of smaller, cheaper filters as the higher frequency harmonics are easier to filter out[3]-[10].

Recently, Voltage Source Inverters (VSIs) have become of more research interest in high power applications due to several features such as their power to get high quality of output voltage signal with reduced switching losses by semiconductor devices. The output signal of an ideal inverter is a sinusoidal waveform, however, the output for practical inverter is discontinuous and contains undesirable harmonics. The character of the output signal is normally evaluated in conditions of total harmonic distortion (THD). There are different modulation techniques utilized in inverters to generate the desired output voltage. Such inverters are classified according to switching frequency. A popular method that works with high switching frequencies is the Sinusoidal Pulse Width Modulation (SPWM)[6]-[14].

Pulse Width Modulation(PWM) techniques are applied to variable speed drives which are used in many increasingly in new industrial applications. The most widely used for voltage source inverters is Sinusoidal Pulse Width Modulation (SPWM). In Bipolar SPWM technique, the basic idea by comparing reference frequency signal with the triangular carrier to produce the bipolar PWM switching signal. When this signal is used, the upper switch and the lower switches operate in complementary manner. In unipolar SPWM technique, the basic idea by comparing reference frequency signal with the triangular carrier to produce the bipolar PWM switching signal. When this signal is used, the upper switch and the lower switches operate in complementary manner compared with two sinusoidal reference signals that are positive and negative signals. The output voltage of the inverter transforms between zero and positive voltage or between zero and negative voltage of the fundamental frequency. In the unipolar voltage switching scheme the harmonic content of the output voltage signal is reduced compared to the result obtained in the case of bipolar switching[15]-[20].

In order to generate sinusoidal PWM pulses for the single phase inverter, The microcontroller is used because it is simpler and more flexible to change the real- time control algorithms without further modification in a hardware with its reduced cost and also it reduces the complexity of the control circuit[21]-[25].

Aircraft cabin temperature control is crucial in maintaining constant temperature inside the aircraft flying at high altitudes. In such altitudes, the atmospheric temperature and oxygen availability are very low in contrast to the requirements inside the aircraft. For constant monitoring and maintenance of temperature in real-time, the controller should be highly sensitive to parameter variations and hence require lower processing times for quick response. Traditional control method such as PID control offer faster response with lower computational overhead[26]-[32].

A Cryocooler is a refrigerator designed to reach cryogenic temperatures (below 120K / - 153 °C) and its main purpose is to cool objects quickly using extremely low temperatures. There are many common applications of Cryocoolers. One of the most common is for the cooling of infrared sensors to temperatures of 80-150 K for use in military night vision equipment[29]-[32].

Cryogenic cooling systems have traditionally used cryogenic coolants like liquid nitrogen as well as specialized vapor compression systems. There are several challenges in using these technologies. For example, cryogenic coolants require periodic replacement which can be an issue especially in cases where they are located in remote areas. Vapor compression systems are limited by the coolant properties at cryogenic temperatures and extra heat addition into the system through the tubing[29]-[32].

The Electromagnetic compatibility (EMC) is the ability of electrical equipment and systems to function acceptably in their electromagnetic environment, by limiting the unintentional generation, propagation and reception of electromagnetic energy which may cause unwanted effects such as electromagnetic interference (EMI) or even physical damage in operational equipment. The goal of EMC is the correct operation of different equipment in a common

electromagnetic environment. EMI/EMC Filters are basically high pass filters that are mainly used to limit the input current fluctuations at the input stage[33].

The AVR microcontrollers such as the ATMEGA32 belong to Atmel. It provides an ATMEL Studio programming environment, which allows the programming of these microcontrollers in C language. The ATMEGA32 performs operations approaching 1 MIPS per MHZ allowing realizing systems with low power consumption and simple on the electronic level. The ATMEGA32 is a low-power circuit containing a microprocessor, 32K flash memory, 4 I / O ports and an internal oscillator. To program the ATMEGA32 microcontroller, Programmer and ATMEL studio is used. The generation of a sinusoidal wave centered on a zero voltage requires both a positive voltage and a negative voltage on the load. This can be obtained from a single source through the use of the H-bridge inverter[24]-[36].

The inverter is one of the devices for power conversion that is widely used in the world to convert the DC input voltage into alternating current output voltage. The output voltage waveform of the ideal inverters should be sinusoidal. However, the waveform of the practical inverter is non-sinusoidal and contains harmonics. The electronic devices, managed by this inverter, will be damaged by the content of the harmonic. The content of the harmonics in the output of the inverter depends on the number of pulses per cycle. Many researchers have studied that the wave of the output signal is distorted[34]-[36].

By switching the loss problem, the number of pulses per cycle is also affected. The use of high switching technology will contribute to high power losses. The main factors that must be considered in order to meet the requirements are, Cost of equipment, The size of the filter and The loss of power in the switching of the element. The most important problem to consider is the time-out control. The dead time period should be appropriate to avoid the problem of damaging the switch and the harmonic problem. If the dead time is short, it will cause damage to the switches and if it is long it will cause an increase in the total harmonic distortion[36].

1.4 Motivation

The use of conventional cooler drive inverters results in very high THD AC output voltage from a DC battery and has very poor line and load regulation, hence these drawbacks can be overcome by developing a prototype of cooler drive inverter by implementing voltage feed forward control technique and PID controller algorithm for the cooler drive inverter to maintain the constant output voltage and temperature(150K) for wide range of DC input and LC filter to get the low THD AC output voltage, that can be used for the control of temperature in the cryogenic cooler used in space and defence application.

In order to obtain clean noise free AC voltage and to improve the performance of the cooler drive, the inverter and cryogenic cooler drives plays an important role in providing low THD AC output voltage from a DC battery and to get the low temperature in the range of the liquid nitrogen temperature(150K) to cool down the temperature gradient sensitive infrared sensor.

1.5 Objectives

Following were the objectives of the proposed prototype.

- To design digitally controlled cooler drive inverter for temperature control.
- To Implement Voltage Feed-forward control technique for correcting voltage regulation at the output.
- To develop Controller algorithm using PID for temperature regulation.
- To Generate Sinusoidal PWM Pulses for the H-Bridge Inverter using ATmegaS128 microcontroller.
- To Analyse the efficiency of the cooler drive inverter.
- To Develop Hardware Prototype and testing for the cooler drive inverter.

1.6 Problem Statement

Design and Implementation of Digitally Controlled Cooler Drive Inverter for Temperature Control in Cryocoolers used for cooling of infrared sensors to temperatures of 80-150K for use in military night vision equipment for space and defence application.

1.7 Organization of the report

The project report consists of total seven chapters. An introduction to each phase in developing the work is listed as follows

Chapter-1 explains the brief introduction of Cooler Drive Using H-Bridge Inverter and relevant literature survey. It also includes objectives of the project, motivation, problem statement and the organization of the report.

Chapter-2 discusses the theory and concepts of H-Bridge Inverter topology, Bipolar and Unipolar PWM Techniques, ATmegaS128 Micro Controller Configurations, PIN Configurations and PIN Description, Inverter resolution, Launch lock procedure, Controlling techniques, Temperature sensing diode input, MIL-STD-461E, CE102 Testing.

Chapter-3 discusses the methodology, block diagram, Relay Sequencing, Implementation algorithm and Flow Chart of the proposed prototype.

Chapter-4 discusses the Specification and Design details of the proposed prototype.

Chapter-5 discusses the Simulation and Hardware Implementation of the proposed prototype.Chapter-6 discuss the results of the proposed cooler drive inverter.

Chapter-7 discusses the overall conclusion drawn from the project and the future works that can be carried out.

Followed by the References consisting of list of papers referred for the understanding and analyzing the project work.



CHAPTER 2

H-BRIDGE INVERTER TOPOLOGY

The basics of H-Bridge Inverter topology, Bipolar and Unipolar PWM Techniques, ATmegaS128 Micro Controller Configurations, PIN Configurations and PIN Description, Inverter resolution, Launch lock procedure, Controlling techniques, Temperature sensing diode input, MIL-STD-461E, CE102 are discussed in this chapter.

2.1 Single phase H-Bridge Inverter

A full H-bridge topology contains of two legs, each branch takes in two power semiconductor switches (MOSFET or IGBT). The center stage of these legs is connected across the load . Fig 2.1 represents the single phase H-Bridge Inverter , The H-bridge inverter can work with bipolar or unipolar scheme. The output voltage waveform of the bipolar inverter between an output connection of DC voltages (+Vdc, - Vdc), while the output voltage signal of the unipolar system is between (+Vdc, 0, - Vdc) which named three level inverter. In the unipolar inverter topology, the Total Harmonic Distortion of the output waveforms is optimum and minimum compared to similar results in the case of bipolar inverter switching[6]-[12].



Fig 2.1 : Single phase H-Bridge Inverter

A low-pass filter has been widely used with a DC/AC inverter to mitigate the harmonics which caused by semiconductor switching. Hence LCL filter as shown in Fig. 2.2 is used to reduce high order harmonics. It can be applied at a lower switching frequency for the PWM inverter because its attenuation is 60 dB/decade for frequencies above the resonant frequency.



2.2 Bipolar Pulse width modulation technique

The bipolar PWM modulation controls the inverter and generates the pulses for its gate driver by comparing the reference signal with the carrier-signals as shown in Fig. 2.3. The fundamental frequency or the reference signal, also known as modulating frequency, corresponds to the desired output voltage frequency and is 50 Hz for an inverter. In the bipolar PWM scheme the two switches of each leg are switched in a complementary way. Using this modulation technique in the H-bridge inverter shown in Fig. 2.3, the switch pairs T1, T4 (state S3) and T2, T3 (state S2) are switched simultaneously, Table 2.1 Represents Switching states of an H-bridge inverter using bipolar PWM technique , When the reference signal is higher than the carrier-signal i.e., vref > vcr, the first pair is switched on, otherwise the other pair is switched on as shown in Table 2.1. The H-bridge inverter output voltage contains only two levels \pm Vbatt, therefore it is called bipolar PWM[11]-[14].

| Condition | Switching state | T1 | T2 | T3 | T4 |
|----------------------------|-----------------|----|----|----|----|
| $v_{\rm ref} < v_{\rm cr}$ | S2 | 0 | 1 | 1 | 0 |
| $v_{\rm ref} > v_{\rm cr}$ | S3 | 1 | 0 | 0 | 1 |

Table 2.1 : Switching states of an H-bridge inverter using bipolar PWM[11].



Fig 2.3 : H-bridge inverter bipolar PWM function principle using ideal sinusoidal signal with fundamental frequency Fref = 50 Hz and carrier-signal with switching frequency of Fsw = 1 kHz (top plot). Both plots in the middle represent pulse signals for switches S1 and S3. The bottom plot shows the resulting two-level H-bridge inverter output voltage using bipolar PWM.

2.3 Unipolar Pulse Width Modulation Technique

When unipolar PWM is used, under similar conditions as the previous bipolar PWM, the resulting switching states are shown in Table 2.2. Unlike the bipolar PWM, the power semiconductors are not switched simultaneously[11]. Fig. 2.4 represents the unipolar PWM function principle in an H-bridge inverter. Two signals are required and are compared to one other signal. Even the sinusoidal reference signal or the carrier-signal can be inverted. Fig. 2.4 shows that by using the unipolar PWM technique similar inverter operation is reached when the carrier-signal or the sinusoidal reference signal are inverted. The carrier-signal inversion is achieved using the multiplication with -1 (mirrored, |vref - 100|) or by shifting it with an offset of 180°, which is practically not easy to implement because modulators are generally implemented in one hardware component. The inversion of the reference signal is easier for possible implementation and is further followed[12]-[26].

The second and third plot in Fig. 2.4 represent the PWM signal for the power switch T1 and T3 respectively. The signal in the second plot is similar to the signal using the bipolar PWM.

The H-bridge inverter output voltage is shown in the fourth plot and contains three voltage steps at the AC-side while using unipolar PWM. The resulting inverter switching frequency, using unipolar PWM, is twice as high compared to the bipolar PWM. The resulting inverter voltage also has three levels instead of two as shown in Fig. 2.4. Therefore, this modulation technique is used to present the operation of single-phase AC drives connected inverter[12]-[36].



Fig 2.4 : H-bridge inverter unipolar PWM function principle using ideal sinusoidal signal with fundamental frequency fref = 50 Hz and carrier-signal with switching frequency of fsw = 1 kHz (top plot). Both plots in the middle represent pulse signals for switches S1 and S3. The bottom plot shows the resulting three-level H-bridge inverter output voltage using unipolar PWM [11].

2.4 ATmegaS128 MICRO CONTROLLER

The new Atmel® AVR® ATmegaS128 microcontroller (MCU) brings the industryleading AVR core to the aerospace industry. The ATmegaS128 MCU is designed for enhanced radiation performance and increased reliability in space applications. Table 2.3 depicts the configuration of ATmegaS128 Micro Controller and Fig 2.5 shows the PIN Configuration of ATmegaS128 Microcontroller. It takes advantage of mature Atmel AVR tools designed and used in the mass market worldwide for many years. The ATmegaS128 microcontroller targets many of the most common space applications, which typically require a small footprint, low power and analog control of motors and sensors.

| FEATURES | ATmegaS128 | |
|--|---------------------------------------|--|
| Pin count | 64 | |
| Flash (KB) | 128 | |
| SRAM (KB) | 4 | |
| EEPROM (KB) | 4 | |
| External Memory (KB) | 64 | |
| Gene <mark>ral Purpose</mark> I/O pins | 53 | |
| SPI | 1 | |
| TWI (I ² C) | 1 9 | |
| USART | 2 | |
| ADC | 10-bit, up to 76.9ksps (15ksps at max | |
| | resolution) | |
| ADC Channels | 8 | |
| AC propagation delay | Typ 400ns | |
| 8-bit Timer/Counters | 2 | |
| 16-bit Timer/Counters | 2 | |
| PWM channels | 6 | |
| RC Oscillator +/-3% | | |
| Operating voltage 3.0-3.6V | | |
| Max operating frequency | frequency 8 MHz | |
| Temperature range | -55°C to 125°C | |
| JTAG | Yes | |

Table 2.3 : Configuration of ATmegaS128 Micro Controller



2.4.1 ATmegaS128 Micro Controller PIN Configuration

Fig 2.5 : PIN Configuration of ATmegaS128 Micro Controller

2.4.2 ATmegaS128 Micro Controller PIN Description

- VCC : Digital supply voltage.
- **GND** : Ground.

• Port A (PA7:PA0)

Port A is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port A output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port A pins that are externally pulled low will source current if the pull-up resistors are activated. The Port A pins are tristated when a reset condition becomes active, even if the clock is not running.

• Port B (PB7:PB0)

Port B is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port B output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port B pins that are externally pulled low will source current if the pull-up resistors are activated. The Port B pins are tristated when a reset condition becomes active, even if the clock is not running.

• Port C (PC7:PC0)

Port C is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port C output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port C pins that are externally pulled low will source current if the pull-up resistors are activated. The Port C pins are tristated when a reset condition becomes active, even if the clock is not running.

• Port D (PD7:PD0)

Port D is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port D output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port D pins that are externally pulled low will source current if the pull-up resistors are activated. The Port D pins are tristated when a reset condition becomes active, even if the clock is not running.

• Port E (PE7:PE0)

Port E is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port E output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port E pins that are externally pulled low will source current if the pull-up resistors are activated. The Port E pins are tristated when a reset condition becomes active, even if the clock is not running.

• Port F (PF7:PF0)

Port F serves as the analog inputs to the A/D Converter. Port F also serves as an 8-bit bidirectional I/O port, if the A/D Converter is not used. Port pins can provide internal pullup resistors (selected for each bit). The Port F output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port F pins that are externally pulled low will source current if the pull-up resistors are activated. The Port F pins are tri-stated when a reset condition becomes active, even if the clock is not running. If the JTAG interface is enabled, the pull-up resistors on pins PF7(TDI), PF5(TMS), and PF4(TCK) will be activated even if a Reset occurs. The TDO pin is tri-stated unless TAP states that shift out data are entered. Port F also serves the functions of the JTAG interface. In ATmega103 compatibility mode, Port F is an input Port only.

• Port G (PG4:PG0)

Port G is a 5-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port G output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port G pins that are externally pulled low will source current if the pull-up resistors are activated. The Port G pins are tristated when a reset condition becomes active, even if the clock is not running. Port G also serves the functions of various special features. The port G pins are tri-stated when a reset condition becomes active, even if the clock is not running. In ATmega103 compatibility mode, these pins only serves as strobes signals to the external memory as well as input to the 32kHz Oscillator, and the pins are initialized to PG0 = 1, PG1 = 1, and PG2 = 0 asynchronously when a reset condition becomes active, even if the clock is not running. PG3 and PG4 are oscillator pins.

• **RESET**

Reset input. A low level on this pin for longer than the minimum pulse length will generate a reset, even if the clock is not running. The minimum pulse length is given in System and Reset Characteristics. Shorter pulses are not guaranteed to generate a reset.

• XTAL1

Input to the inverting Oscillator amplifier and input to the internal clock operating circuit.

• XTAL2

Output from the inverting Oscillator amplifier.

• AVCC

AVCC is the supply voltage pin for Port F and the A/D Converter. It should be externally connected to VCC, even if the ADC is not used. If the ADC is used, it should be connected to VCC through a low-pass filter.

• AREF

AREF is the analog reference pin for the A/D Converter.

• PEN

PEN is a programming enable pin for the SPI Serial Programming mode, and is internally pulled high. By holding this pin low during a Power-on Reset, the device will enter the SPI Serial Programming mode. $\overline{\text{PEN}}$ has no function during normal operation.

2.5 Control techniques

There are various control techniques like,

- Voltage mode control
- Current mode control
- Voltage feed forward control

2.5.1 Voltage mode control

Fig 2.6 shows a conventional voltage mode control circuit. The circuit has a voltage divider network, an error amplifier, a PWM modulator, a constant frequency saw tooth ramp and a reference voltage. Voltage divider network is used to scale down the output voltage so that an error signal can be generated using an error amplifier. This error is proportional to the error between the scaled output voltage and the reference voltage[8]-[10]. This error signal is compared with a fixed frequency fixed slope saw tooth ramp voltage to generate the desired PWM pulses and to drive the switch. Due to the negative feedback in the loop, error amplifier output changes such that duty cycle is modulated to maintain the constant output voltage. Impedances Z_1 and Z_2 are used to provide a proper gain, bandwidth and frequency compensation for the loop to be stable under all operating conditions.



Fig 2.6 : Block diagram of voltage mode control method.

Fig 2.7 shows the transient response waveforms for the voltage mode control for a positive line voltage transient. At t=T_o, voltage V_{in} experiences a positive step change. Because of the slow response of the voltage feedback loop, the control voltage V_{EA} starts responding slowly after some time. The duty cycle remains unchanged in the event of sudden change in input voltage, thus the output voltage experiences a high voltage overshoot transient.

Thus, the voltage mode control technique suffers from a major drawback of slow response to input voltage transients. To fasten the response and to reduce the transient output voltage overshoot caused by the input voltage change, the duty cycle of the controller has to respond instantaneously to input voltage changes. This is accomplished by the voltage feed forward technique[8]-[10].





2.5.2 Voltage feed forward control

Block diagram of voltage feed forward control is as shown in Fig. 2.8. In this method instead of fixed slope saw tooth ramp, a ramp whose slope varies in proportion to the input voltage variation is used at the PWM modulator input[8]-[10]. The input voltage is first sensed and attenuated using the voltage divider constituted of resistors R_1 and R_2 . It is then inverted before being brought to the input of the integrator. Integrator is reset at the starting of each cycle by an external fixed frequency clock signal. Since in this control technique the slope of the ramp is proportional to the input voltage, and the output voltage of the error amplifier is compared with this ramp to generate duty cycle. Any change in the input voltage causes immediate change in the duty cycle even if the bandwidth of voltage loop is very low.



Fig. 2.8: Block diagram of voltage feed forward control.

After the input voltage is increased, at $t=T_0$, the slope of the ramp increases causing the duty cycle to reduce immediately so as to maintain the output voltage constant as shown in Fig. 2.9. Because of this instantaneous change in duty cycle, output voltage overshoot caused because of the input step change is decreased. Any increase in input causes the decrease in duty cycle. Thus good line regulation is achieved.

The operation of the feed forward scheme is described by following equations.

$$Vs = \left(\frac{Vin}{k}\right)$$
(2.1)

$$D = \left(\frac{Ton}{T}\right) = \left(\frac{Vc}{Vs}\right) = \left(\frac{KV_c}{Vin}\right)$$
(2.2)

Where,

D: Duty ratio K: Constant V_{in}: Input voltage V_s: Peak-Peak Saw tooth Voltage V_c: Control Voltage

Input Voltage feed forward technique provides the following advantages:

- Improved line transient performance.
- Freedom of V_o from V_{in} dependence minimizes the EA gain requirements while maintaining the adequate regulation.
- The audio susceptibility of the feed-forward method is good because of the cycle-bycycle compensation for input voltage variations.
- The constant volts-second product of the main transformer primary allows the designer to optimize the size and cost.





2.6 Temperature Sensing Diode Input

The converter (DC-AC) has been equipped with a separate 1mA current source to bias a temperature sensing diode. Fig. 2.10 and Fig. 2.11 represents the temperature sensing diode input and the Illustration of Temperature Sensing Diode Voltage versus Inverter Output Voltage . The voltage measured across the sensing diode is used by the control algorithm in the converter to regulate the AC output voltage so that the cooler will maintain a stable cold tip temperature.

The temperature stability is strongly dependent on the correct measurement of the diode sensor voltage. The value for the diode set-point voltage should be programmed in the converter

by means of a software setting. This voltage "set-point" should be able to be adjusted within a range of 0.5 to 2 Volts.



Fig 2.11 : Illustration of Temperature Sensing Diode Voltage versus Inverter Output Voltage

(2.3)

2.7 Launch Lock Procedure

The Launch lock procedure is aimed at maintaining the compressor during the launching phase. To protect the compressor pistons during shock and vibration loads, it is recommended to apply a launch lock connection. In launch lock mode, the wires of each coil are short-circuited. Due to the nature of the launch lock, the current running through the connection wires will be quite high. A current of twice the nominal current is expected The short circuit should have a resistance value as close as possible to zero ohms.

2.8 Inverter Resolution

The performance requirements for the inverter controller can be easily demonstrated as follows. The switching frequency should be higher than 15 kHz. Table 2.4 shows the prescalar and corresponding PWM Switching Frequency. When using 8 MHz clock frequency and 8-bit counter in the phase corrected PWM mode, the switching frequency is given by,

 $Fpwm = \frac{Fosc}{Prescalar * Countermax}$

| Table 2.4 : Prescalar & PWM Switching Frequency | | | |
|---|--|--|--|
| Phase Corrected PWM Oscillator Frequency: | | | |
| | fosc = 8MHz | | |
| Prescalar (N) | PWM Switching Frequency <i>f_{PWM}</i> | | |
| Tiescalar (IV) | (Hz) | | |
| 1 | 15686.27 | | |
| 8 | 1960.78 | | |
| 32 | 490.19 | | |
| 64 | 245.09 | | |
| 128 | 122.54 | | |
| 256 | 61.27 | | |
| 1024 | 15.32 | | |

When using the phase-correct mode, the modulation frequency will be 15.68 kHz. From Eq. (2.3), it is obvious that the core of the microcontroller will be forced to handle the interrupt from counter every 510 machine cycles.

One of the basic techniques for limiting calculations is the usage of a look-up table. This technique can be demonstrated on the calculation of the sine function. If we know that the input data will always be in the range from 0 to 255 - i.e., with an accuracy of 8 bits and the desired result will be also in the same range, the simplest solution is to allocate an array of 256 elements to which the individual results will be pre-calculated. The calculation functions can be then limited to a simple memory access, which is much faster.

Samith:

2.9 Sine Wave Functions (Lookup Table)

The simplest way to generate sine waves is through a lookup table. One simply needs to determine the maximum allowable distortion along with the maximum operating frequency. Using these two criteria, the number of sample points needed can be determined.

Sample points = 100 / (% allowable voltage step inaccuracy)

Sample time = (Sample Points) • (Frequency)

• Example:1

2 kHz Sine wave, <8% voltage step inaccuracy, Sample points = 100/5 = 20 points Sample time = $20 \cdot 2,000 = 40$ kHz = 25μ s/Sample

• Example:2

50 Hz Sine wave, <0.2% voltage step inaccuracy Sample points = 100/0.2 = 500 points Sample time = $1/(500 \cdot 50) = 1/25$ kHz = 40μ s/Sample

✓ **For Finding Voltage Step inaccuracy:**

For 15KHz PWM Switching Frequency Sampling points: $f_{PWM}/f_0 = 15000/50 = 300$ Points voltage step inaccuracy: 100/Sample points = 100/300 = 0.33% Hence in 50 Hz Sine wave, <0.33% Voltage Step Inaccuracy. Sample time = 300 • 50 = 15 kHz =66.67µs/Sample

✓ For Maximum Sample:

Voltage step inaccuracy: 100/Sample points = 100/500 = 0.2 % Voltage step inaccuracy: 100/Sample points = 100/1000 = 0.1% Sample time = $1/(1000 \cdot 50 = 50$ kHz =66.67µs/Sample =20µs/Sample

To generate a single sine wave, the user simply needs to create a lookup table with the correct number of sample points. Next the software steps through each sample point and moves this value to the register.

2.10 MIL-STD-461E CE102 EMI/EMC Testing

2.10.1 CE102 applicability.

This requirement is applicable from 10 kHz to 10 MHz for all power leads, including returns, that obtain power from other sources not part of the EUT.

2.10.2 CE102 limits.

Conducted emissions on power leads shall not exceed the applicable values as shown in Fig 2.12.

2.10.3 CE102 test procedure.

> Purpose.

This test procedure is used to verify that electromagnetic emissions from the EUT do not exceed the specified requirements for power input leads, including returns[5].

amir

> Test equipment.

The test equipment shall be as follows:

- a. Measurement receiver
- b. Data recording device
- c. Signal generator
- d. Attenuator, 20 dB, 50 ohm
- e. Oscilloscope
- f. LISNs
- ➢ Setup.

The test setup shall be as follows:

- a. Maintain a basic test setup for the EUT.
- b. Calibration.

(1) Configure the test setup for the measurement system check as shown in Fig 2.13, CE102-2. Ensure that the EUT power source is turned off.

(2) Connect the measurement receiver to the 20 dB attenuator on the signal output port of the LISN.

c. EUT testing.

(1) Configure the test setup for compliance testing of the EUT as shown in Fig 2.14, CE102-3.

(2) Connect the measurement receiver to the 20 dB attenuator on the signal output port of the LISN.

> Procedures.

The test procedures shall be as follows:

a. Calibration. Perform the measurement system check using the measurement system check setup of Fig 2.13, CE102-2.

(1) Turn on the measurement equipment and allow a sufficient time for stabilization.

(2) Apply a signal level that is at least 6 dB below the limit at 10 kHz, 100 kHz, 2 MHz and 10 MHz to the power output terminal of the LISN. At 10 kHz and 100 kHz, use an oscilloscope to calibrate the signal level and verify that it is sinusoidal. At 2 MHz and 10 MHz, use a calibrated output level directly from a 50 signal generator.

(3) Scan the measurement receiver for each frequency in the same manner as a normal data scan. Verify that the measurement receiver indicates a level within ± 3 dB of the injected level. Correction factors shall be applied for the 20 dB attenuator and the voltage drop due to the LISN 0.25 microfarad coupling capacitor.

(4) If readings are obtained which deviate by more than ± 3 dB, locate the source of the error and correct the deficiency prior to proceeding with the testing.

(5) Repeat the above procedure for each LISN.

b. EUT testing. Perform emission data scans using the measurement setup of Fig 2.14, CE102-3.

(1) Turn on the EUT and allow a sufficient time for stabilization.

(2) Select an appropriate lead for testing.

(3) Scan the measurement receiver over the applicable frequency range, using the bandwidths and minimum measurement times.

(4) Repeat 2.9.3.4b(2) and 2.9.3.4b(3) for each power lead.

Data presentation.

Data presentation shall be as follows:

a. Continuously and automatically plot amplitude versus frequency profiles on X-Y axis outputs. Manually gathered data is not acceptable except for plot verification.

b. Display the applicable limit on each plot.

c. Provide a minimum frequency resolution of 1% or twice the measurement receiver bandwidth, whichever is less stringent, and a minimum amplitude resolution of 1 dB for each plot.

d. Provide plots for both the measurement system check and measurement portions of the procedure.



Fig 2.12 : CE102-1. CE102 limit (EUT power leads, AC and DC) for all applications.



Fig 2.13 : CE102-2. Measurement system check setup



FIG 2.14 : CE102-3. Measurement setup.

2.11 Summary

In this chapter the concept of H-Bridge Inverter, Unipolar and bipolar PWM Techniques, ATmegaS128 Micro Controller Configurations, PIN Configurations and PIN Description, Inverter resolution, Launch lock procedure, Controlling techniques, Temperaure sensing diode input, MIL-STD-461E, CE102 Testing were studied in brief.

CHAPTER 3

METHODOLOGY AND BLOCK DIAGRAM

This chapter discusses about the methodology, block diagram, Relay Sequencing, Implementation algorithm and flow Chart of the proposed prototype.

3.1 Methodology

The methodology involved in developing the work is as shown in Fig 3.1



Fig 3.1: Methodology in design of converter(DC-AC)

Planning

Efficient converter topology was selected by comparing with various topologies. The selected topology in this project was "H-Bridge Inverter".

Design and selection of components

An H-Bridge inverter with single AC output for a wide-range of input was designed. The design of cooler drive inverter involves PID controller algorithm for temperature regulation, Controlling of PWM pulses for H-Bridge Inverter using ATmegaS128 Microcontroller, Design of filter components and design of inductor. The tools used for design were "SMath", and for schematics and simulations, "orcad", "PSIM", "MATLAB/Simulink" and "LTspice" were used.

• Assembly and PCB testing.

PCB board was tested for the correct circuit paths and continuity is checked at different ground points etc. Selected components were assembled in the verified PCB according to the component designation.

• Hardware Implementation.

The assembled PCB was checked and the test setup was made for the analysis and testing purposes.

• Testing and verification.

The Hardware implemented Inverter was analyzed and the performance of cooler drive inverter were tested under input voltage range from 24-36V DC under resistive load of 3Ω and under motor load conditions.

3.2 Block Diagram

The General, Functional block diagram and interface block diagram of the proposed prototype is as shown in Fig 3.2, Fig 3.3 and Fig 3.4. The Hardware Prototype interfaces with the cooler by supplying it with an AC voltage. It takes 28V DC as input power supply. The prototype basically generates AC power via a PID control loop to control the cooling on detector array based upon the input from the temperature sensor mounted on detector Focal Plane Array(FPA). Three Latch Type relays(ON/OFF type Relays) are used namely, Relay main, Relay redundant and launch lock relay and their commands are controlled via the Relay command input connector.

Since the input current will be fluctuating, The EMI/EMC filters are used at the input stage to filter out the fluctuations in the input current. The filtered DC input is given to the H-bridge inverter. The ATmegaS128 microcontroller output signal drives an H-bridge, pulse-width modulated (PWM) output stage. Since the output from the H-bridge inverter is sinusoidally variable pulses and to minimize the amount of generated EMI, sufficient output filtering has been used and finally it is given to the output low pass filter to get pure sinusoidal pulses and finally is given to the cooler drive(Pure noise free AC power)[5]-[12].

The RMS output voltage is determined by the temperature control loop. Feedback for the control loop is provided by the temperature signal. The converter (DC-AC) has been equipped with a separate 1mA and 25uA constant current source to bias a temperature sensing diode . In order to increase the relative accuracy of the thermal sensor, it is supplied with 1mA, 25uA and is connected to cooler PID control loop.

Temperature sensor is a Base/Emitter silicon junction of a transistor 2N2222A. The voltage measured across the sensing diode is used by the control algorithm in the converter to regulate the AC output voltage so that the cooler will maintain a stable cold tip temperature. The temperature stability is strongly dependent on the correct measurement of the diode sensor voltage. The value for the diode set-point voltage should be programmed in the converter by means of a software setting[29].

This voltage "set-point" should be able to be adjusted within a range of 0.5 to 2 Volts. During a cool down, the maximum RMS voltage can be limited depending on the ambient temperature, time after restart or the actual cold tip temperature. The maximum output voltage as well as the limitation criteria are programmed in the converter and can be adjusted according to cooler and system parameters. The thermal transfer characteristics(time constant) of the cooler detector can be used in the design of feedback loop.



Fig 3.3 : Functional Block Diagram of the Cooler Drive Inverter


Fig 3.4 : Interface Block Diagram of Cooler Drive Inverter

3.3 Relay Sequencing for proposed prototype

Sequence of Operation for ON Condition:

- 1. Launch lock relay (RL3) of cooler drive inverter : Initially the launch lock relay is in Normally ON condition (latch condition). Hence Output terminals are in short circuit condition. Supply the relay OFF command to RL3 to make the relay in OPEN Condition.
- PSU main relay (RL1)/Redundant relay (RL2) is turned ON (latch condition) to switch on the Power Supply. PSU provides bias voltages (±5.5V and +12V) to Cooler drive inverter.
- 3. Turn ON (latch condition) the Power Relay main (RL1)/ Power relay Redundant (RL2) of Cooler drive inverter to provide AC output voltage (12V_{rms}, 6.5A) to cooler drive.
- Sequence of Operation for OFF Condition:
- Turn OFF (OPEN Condition) the Power Relay main (RL1)/ Power relay Redundant (RL2) of Cooler drive inverter to turn OFF the AC output voltage (12V_{rms}, 6.5A) to cooler drive.
- PSU main relay (RL1)/Redundant relay (RL2) is turned OFF (OPEN condition) to switch OFF the Power Supply to turn OFF the bias voltages (±5.5V and +12V) to Cooler drive inverter.
- Launch lock relay (RL3) of cooler Electronics is turned ON (Latch Condition). RL3 will make Output terminals in short circuit condition.

ON : Specific Relay turned on; **OFF :** Specific Relay turned off.

These sequences were followed while switching ON and OFF of the Power Supply Unit and Cooler drive inverter.

| | | PSU | Cooler | | | |
|----------|------------------------|---------------------|---------------|---------------------|-----------------|--|
| Sequence | Main Relay (RL1) | Redundancy (RL2) | Main (RL1) | Redundancy (RL2) | Launch (RL3) | Remarks |
| 1 | OFF | OFF | OFF | OFF | OFF | Normal Condition. |
| 2 | OFF | OFF | OFF | OFF | ON | Output terminals are free from short. |
| 3 | ON | OFF | OFF | OFF | ON | 1.Output power of PSU is available. 2.Output terminals free from short. |
| 4 | ON | OFF | ON | OFF | ON | 1.Output power of PSU is available. 2.Output terminals free from short. |
| 5 | OFF | ON | ON | OFF | ON | 1.Output power of PSU is available. 2.Output terminals free from short. |
| 6 | OFF | ON | OFF | ON | ON | 1.Output power of PSU is available. 2.Output terminals free from short. |

Table 3.1 : Relay sequencing for cooler drive inverter

3.4 Implementation Algorithm and Flow Chart

3.4.1 Implementation Algorithm

 Set the reference value of voltage (0.5 to 2.5V) corresponding to cold tip temperature to microcontroller through SPI. This range (0.5 to 2.5V) depends on the actual sensor voltage and reference voltage of ADC. If the set point is finalized means, which is internally programmed via the reference voltage.

- 2. ADC is configured to read the analog temperature sensor voltages.
- 3. Reading the temperature sensor voltage and feed to ADC channel.
- 4. Read the values of PID controller gains Kp, K_i and K_d .
- 5. Execute the ISR for discrete algorithm (sampling time).
- 6. Execute the Discrete PID algorithm and set the maximum and minimum limits.
- 7. Initialized sine table in which the values of a complete sine wave are stored (we generated a sine table in range of 0-359 degrees whereas, zero of sine wave is set at decimal.
- 8. Read the Look up table sine values and multiply each sine sample magnitude with the PID output value to get the sine reference voltage for generation of SPWM.
- 9. Reference value of sine decides the Modulation index value, which in turns decide the Output AC voltage. The Maximum Output voltage is limited by limiting the Modulation index value to the 0.6 in all conditions.
- 10. Initialize Timer x which starts from 0 and peaks to xxx (it gives a triangular carrier output).
- 11. The SPWM generation follows the logic of phase corrected PWM (the sine reference is compared with the 8-bit counter register values). Set the maximum value of PWM frequency(15.618kHz) with a clock frequency of 8-MHz and suitable pre-scalar value.
- 12. When Timer reaches xxx then interrupt overflow is generated.
- 13. Enabling timer overflow interrupt enable bit.
- 14. Configure the generated PWM to OCRx register to interface to the external Hardware circuits. SPWM from the controller is fed to the suitable logic compatibility H-bridge Inverter MOSFET drivers through Logic Buffers.
- 15. Connect the leg of the H-bridge inverter to load terminals through suitable low pass LC filter with a cut- off frequency of 1/10th of the PWM frequency.
- 16. Apply the 24V to 36V DC bus voltage to the H-bridge inverter. The nominal voltage is set 28V.
- 17. Working of an H-bridge for pure sine wave inverter can be divided into two modes.
- ✓ In Mode1, the input signal at the gate of S1and S4 is high and at the gate of S2 and S3 is low. This causes conduction from S1and S4 and we achieve a +12V signal (positive peak of the AC output).
- ✓ In Mode2, the input signal at the gate of S2 and S3 is high and at the gate of S1 and S4 is low. This causes conduction from S2 and S3 and we achieve a -12V signal (negative peak of the AC output). And thus, we obtain a 24V peak-peak signal at the output.

- 18. In H-bridge circuit we have obtained amplitude modulating signal frequency (reference sine signal). Modulating signal frequency does not change at the output, which means the output frequency remains constant. Only the power of the signal increases in terms of current.
- 19. If the output cooler motor consumes more current (1.5 times higher than the nominal load current) than the maximum load current, then the over current protection circuit should activate to shut down the converter.

3.4.2 Flow Chart

Fig 3.5 shows the Flow chart of the Sine PWM Logic Generation and PID Controller for the cooler drive inverter.



Fig 3.5 : Flow Chart of Sine PWM Logic Generation and PID Controller

3.5 Summary

In this chapter the methodology, block diagram, Relay Sequencing, Implementation algorithm and flow Chart of the proposed prototype were discussed in brief.

CHAPTER 4

SPECIFICATIONS AND DESIGN DETAILS

This chapter discusses about the specification and design details which includes input power and current calculation, output filter design, output inductor design, power loss calculations, MOSFET selection and snubber design, PID controller design and efficiency calculations of the proposed prototype.

4.1 Specifications

The Table 4.1 shows the specifications of the Cooler Drive Inverter using ATmegaS128 Micro Controller.

| Sl.no | Parameter | Specifications |
|-------|--|--|
| 1 | Input Voltage Range | 24V - 36V DC |
| 2 | Nominal Input Voltage | 28V DC |
| 3 | Nominal Output Voltage | 12V AC |
| 15 | (RMS) | |
| 4 | Maximum Output Voltage (RMS) | 15.7V AC |
| 5 | Maximum AC Power Output | 78 W |
| 6 | Topology | H-Bridge Inverter |
| 7 | Maximum AC Output Current | 6.5 A |
| 8 | Nominal Output Current | 6A |
| 9 | Modulation | Sine PWM |
| 10 | Switching Frequency | 22KHz |
| 11 | AC Output Power | 72W |
| 12 | Output Frequency | 50Hz ,+/- 1% |
| 13 | Protections | OCP, UVP and OVP |
| 14 | Controller used | ATmegaS128 Microcontroller (10MHz, 8 channel 10-bit ADC, 30k Radiation, 6 PWM channels, 53 GPIO,4KB EEPROM and 64KB External memory). |
| 15 | Efficiency (%) | $> 90\%$ at 60W (@R load 3 Ω) |
| 16 | Bias current temperature sensing diode | 1 mA,25uA +/-4% |
| 17 | Maximum permissible DC offset level at output | 0.2V |
| 18 | THD (Total Harmonic Distortion) Maximum permissible harmonics in output signal 1.Secondary Harmonics 2.Higher Harmonics | 10% 5% |

Table 4.1 : Specifications for the proposed prototype

4.2 Design Details

1. Input Power and Current Calculation

Maximum Output Power :
$$PO_{max} = \frac{VO_{MAX}^2}{RL} = 82.1633W$$
 at linear load natur (4.1)

Maximum input Power :
$$Pin_{max} = \frac{P0_{max}}{\eta} = 91.2926W$$
 (4.2)

Voltage across switch :
$$Vsw = Vin_{Max} = 36V$$
 (4.3)

Peak Switch Current : Ip =
$$\frac{VIn_{max}}{RL} = 12A$$
 (4.4)

Average switch current :
$$IA_{sw} = \frac{Ip}{2} = 6A$$
 (4.5)

Average input current : Is
$$=\frac{\text{Pin}_{\text{max}}}{\text{Vin}_{\text{max}}} = 2.5359\text{A}$$
 (4.6)

Let Assume maximum output current is peak current for input OCH

$$Is_{rms} = 6.5A \tag{4.7}$$

2. Output Filter Design

Output filter consist of inductor and capacitor.

(1) Output Inductor

The primary role of the output filter inductor (Lo) is to filter out the switching frequency harmonics. The design of an inductor, amongst other factors, depends on the calculation of the current ripple and choosing a material for the core that can tolerate the calculated current ripple.

When designing filters, the value of inductance is usually designed first. The selection of inductance is related to the ripple current and the power consumption of the system. In general, the ripple current on the inductor is selected to be 15% - 25 % of the rated current.

For this design, the rating is 75 W, the switching frequency is 20 kHz, and the bus voltage is 32 V.Assume that the ripple is 20% and is tolerable by the inductor core, and the minimum inductance required is calculated as:

Peak to Peak Ripple Current is :
$$\Delta IL = \frac{20}{100} * I0 \text{rms}_{\text{max}} = 1.3 \text{A}$$
 (4.8)

Hence Output Inductor Value is

$$L = \frac{Vin_{max}}{4 * Fsw * \Delta IL} = 3.4615 * 10^{-4} H$$
(4.9)

(4.11)

(2) Output Capacitor Filter

Assume
$$L0 = 0.5 * 10^{-3}$$
 (4.10)

Cutoff Frequency :
$$Fc = \frac{Fsw}{10} = 2000Hz$$

$$C0 = \frac{1}{4 * \pi^2 * L0 * Fc^2} = 1.2665 * 10^{-5}F$$
(4.12)

3. Output Inductor Design

Let K = 0.3 Kw = 0.5 Bm = 0.33 J = 4Using Area Product Method (1 + K)

$$Ap_{L0} = Lo * I0rms_{max} * I0rms_{max} * \frac{(1+\frac{1}{2})}{Kw * Bm * J * 10^{-6}} = 36808.7121$$
(4.13)

Requirement of Core selection

An appropriate core will be selected which must have area product greater than the calculated Ap. Area product (Ap) is given as the product of the core cross section (Ac) and the window area (Aw).

Selected Ferrite Toroid Core: ZW-422120, Material:R, AL: 12080mH/1000T

 $Ac = 51.1 \text{ mm}^2$ $Aw = 147.9 \text{ mm}^2$ $AL = 12080.10 * 10^{-9} \text{H}$

Ap = Ac * Aw $Ap = 7557.69 mm^4$

Cross sectional area of wiregauge selected
$$Aw_{28AWG} = 0.111 \text{ mm}^2$$
 (4.14)

Number of Turns :
$$N = \sqrt{\frac{L0}{AL}} = 6.4336$$
 N=10 (4.15)

Possible number of turns possible in the core

Outer Diameter of selected wire gauge $dw_{CM} = 0.366 \text{ mm}$ For 28 AWG Wire Gauge

$$\text{Toroid}_{\text{inner}_{\text{dia}_{\text{CM}}}} = 13.7 \text{ mm}$$
 (4.16)

$$Possible_{turns_{for_{core}}} = \pi * \frac{Toroid_{inner_{dia_{CM}}}}{dw_{CM}} = 117.5951$$
(4.17)

Required cross sectional Area of wire : $Awp = \frac{I0rms_{max}}{J} = 1.625$ Awp = 1.625 (4.18)

Number of parallel strand required : nparp =
$$\frac{Awp}{Aw_{28AWG}}$$
 = 14.6396 : 6*28AWG (4.19)

(4.22)

(4.24)

(4.25)

4. Power Loss Calculations

Copper Loss calculations

AC resistance of wire gauge selected
$$Rac_{28AWG} = 0.222 \text{ Ohm}$$
 (4.20)

Length of wire required :
$$L = \frac{(22.1 - 13.7) + 2.12*7}{1000} = 0.0338$$
 meter (4.21)

 $L_N = N * L + 0.02 = 0.358$ meter

• Copper loss

$$P_{\rm N} = \left(L_{\rm N} * \text{Rac}_{28AWG} * \text{I0rms}_{\rm max}^{2} \right) * \frac{1}{6} = 0.5596 \text{ watt}$$
(4.23)

cikshana o

- Core Loss Calculations
- a = 0.30 c = 1.26 d = 2.60 Ve = 2.77 cm³

Bm = 0.33

$$B = \left(\frac{Bm}{2}\right) * 10$$
 $B = 1.65$ $f = \frac{Fsw}{1000} = 20$

 $Pcore = a * f^{c} * \frac{B^{d} * \frac{Ve}{1000}}{Pcore} = 0.1332W$

Where: 1. Ve is core Volume

- 2. B is core calcated flux density
- 3. Pcore is the power loss in the selected core

Total Loss

 $P_{L0} = 2 * (Pcore + P_N) = 1.3856 \text{ watt}$ (For 2 Inductor)

5. MOSFET Selection And Snubber Design

FQA70N15, 0.028 Ohm, 70A@ 25 Deg. Vds:150V (Industrial)

 $R_{DS} = 0.028 \text{ ohm}$ $R_{Gate} = 3.3 \text{ ohm}$

 $Q_{GATE} = 25 * 10^{-9} C \ V_{TH} = 6 V$

 $V_{GATE} = 12V$ $V_{OFF} = 2.5 * Vin_{max} = 90V$

 $Coss = 1100 * 10^{-12} F$

$$Tr = Q_{GATE} * \frac{R_{GATE}}{V_{GATE} - V_{TH}} = 1.375 * 10^{-8} Sec$$
(4.26)

Tf = Q_{GATE} *
$$\frac{R_{GATE}}{V_{TH}}$$
 = 1.375 * 10⁻⁸ sec (4.27)

$$P_{\text{CONDUCTION}} = 1.25 * R_{\text{DS}} * \text{IS}_{\text{rms}}^2 = 1.4788 \text{ Watt}$$
(4.28)

$$P_{GATE} = Q_{GATE} * V_{GATE} * Fsw = 0.006 Watt$$
(4.29)

$$P_{\text{Coss}} = \text{Coss} * V_{\text{OFF}}^2 * \frac{\text{Fsw}}{2} = 0.0891 \text{ Watt}$$
 (4.30)

$$P_{\text{Switching}_{\text{ON}}} = \text{Vin}_{\min} * \text{Is}_{\text{rms}} * (\text{Tr}) * \frac{(\text{Fsw})}{3} = 0.0143 \text{ Watt}$$
(4.31)

$$P_{\text{Switching}_{\text{OFF}}} = V_{\text{OFF}} * \text{IS}_{\text{rms}} * (\text{Tf}) * \frac{\text{Fsw}}{3} = 0.0536 \text{ Watt}$$
(4.32)

MOSFET Gate Charge loss takes place in Gate Resistor and this loss is not added in the MOSFET power losses.

RC snubber is connected across MOSFET to reduce switching loss.

Let Csnubber =
$$1 * 10^{-9}$$
F
 $P_{Switching_{OFF_{WITH_{SNUBBER}}}} = \left(\frac{Coss}{Coss + Csnubber}\right) * P_{Switching_{OFF}} = 0.0281$ Watt (4.33)
 $P_{MOSFET_{LOSS_1}} = P_{conduction} + P_{Coss} + P_{Switching_{ON}} + P_{Switching_{OFF_{with}_{Snubber}}}$ (4.34)

$$P_{\text{MOSFET}_{\text{LOSS}_1}} = 2 * P_{\text{MOSFET}_{\text{LOSS}_1}} = 3.2205 \text{ Watt for 2 MOSFET}$$
(4.35)

6. PID Controller Design

As we know, an analog compensator is usually implemented with RC network and an operational amplifier. Let us consider a type III PID compensator and its network is shown in Fig 4.1 and the associated frequency response in equation 4.36

Type III compensator has one pole fpo at DC, other two high frequency poles fp1, fp2 and two zeros fz1, fz2. First pole fp1 at 0 frequency is able to improve the DC gain resulting in smaller steady state error. And first zero fz1 is recommended to place around 1/10 of crossover frequency of loop response since the phase lag due to the integrator pole will not be completely cancelled out by this zero until 10 times of fz1 reaches. That means to make the phase not be degraded at the crossover frequency fz1 must be greater than 1/10 of crossover frequency.

However, the lower fz_1 will give the higher dc gain, which benefits the loop performance. The second zero is recommended to locate around or less than crossover frequency to improve the phase margin and make the response magnitude achieve -20dB attenuation at crossover frequency.



Fig 4.1 : PID controller circuit

$$G_c(s) = G_{oc} * \frac{\left(\frac{s}{wz1} + 1\right)\left(\frac{s}{wz2} + 1\right)}{s * \left(\frac{s}{wp1} + 1\right) * \left(\frac{s}{wp2} + 1\right)}$$

nis

Parallel form of **PID can be given as:**

✓ Discrete-time PID algorithm

The PID mathematical equation must be transferred to digital equation which will be understandable for the PIC. It can be changed with a good approximation like the below equation, for digital implementation, we are more interested in a Z-transform of (*):

$$U(Z) = \left[Kp + \frac{Ki}{1 - Z^{-1}} + Kd(1 - Z^{-1})\right]E(Z)$$
(4.37)

By rearranging once again:

$$U(Z) = \frac{[(Kp+Ki+Kd)+(-Kp-2Kd)*Z^{-1})+Kd*Z^{-2}]}{1-Z^{-1}}*E(z)$$
(4.38)

$$K1 = Kp + Ki + Kd$$
(4.39)

$$K2 = -Kp - 2Kd \tag{4.40}$$

$$K3 = Kd \tag{4.41}$$

It can be written as.

$$U(Z) - Z^{-1} * U(Z) = [K1 + K2 * Z^{-1} + K3 * Z^{-2}] * E(Z)$$
(4.42)

Which can be converted to:

$$U[K] = U[K-1] + K1 * U[K] + K2 * U[K-1] + K3 * U[K-2]$$
(4.43)

Now a digital output must be transferred to an analogue output, to be understandable.

7. Efficiency Calculations

Total Power Losses

Let other losses be 20% of Total Loss

$$P_{loss_{1}} = P_{MOSFET_{LOSS_{1}}} + P_{L0} + P_{EMI} = 5.3273 \text{ Watt}$$

$$P_{loss} = 0.2 * P_{loss_{1}} + P_{loss_{1}} = 6.3928 \text{ Watt}$$

$$P0_{max} = 82.1633 \text{ Watt}$$

$$Efficiency = \frac{P0_{max}}{(P0_{max} + P_{loss_{1}})} * 100 = 92.7811 \text{ Watt}$$

$$(4.44)$$

4.3 Summary

In this chapter the specification and design details which includes input power and current calculation, output filter design, output inductor design, power loss calculations, MOSFET selection and snubber design, PID controller design and efficiency calculations of the proposed prototype were discussed in brief.

CHAPTER 5

SIMULATION AND HARDWARE IMPLEMENTATION

This chapter discusses about the simulation and hardware analysis which includes logic implementation in temperature Control, PWM Control Logic, H-Bridge inverter power circuit and waveforms, constant current source biasing circuit, protection circuits, Hardware CRO waveforms, MIL-STD 461E CE102 EMI/EMC Testing, Hardware PCB under testing and experimental setup of the proposed prototype.



Fig 5.2 : PID Controller

Fig 5.1 and Fig 5.2 depicts the MATLAB simulation of logic implementation in temperature control, Fig 5.3 shows the simulated output waveform of output voltage, reference and temperature sensor voltage, here when the temperature sensor voltage starts increasing, the output voltage also starts increasing by means of soft start principle and until the sensor voltage reaches 1V, the output voltage will be 12V. and when the sensor voltage reaches 1V, the output voltage and will maintain 4.5 to 5V and this same logic is implemented in the hardware implementation of digitally controlled cooler drive inverter.





5.2 PWM Control Logic

Fig 5.4 shows the PWM control logic used in ATmegaS128 Microcontroller for H-Bridge Inverter.



Fig 5.4 : PWM control logic used in Microcontroller for H-Bridge Inverter

5.3 H-Bridge Inverter Power Circuit

Fig 5.5 shows the H-bridge inverter power circuit, It mainly consists of 4 MOSFETs, DC source, gating pulses, LC filter at the output side to obtain pure sine wave.



Fig 5.5 : H-Bridge Inverter Power Circuit

5.4 H-Bridge Inverter Waveforms

Fig 5.6 shows the H-bridge inverter output voltage before LC filter(above waveform) and after LC filter(below waveform) and it is observed from the waveform that, 12V AC RMS is obtained after the sinusoidally variable pulses are passed through low pass LC filter.





Fig 5.7, Fig 5.8 and Fig 5.9 represents generation of PWM signals (switches 1 and 2) During half cycle of time duration 0 to 0.01 second.









Fig 5.8 : Generation of PWM signal (switches 1 and 2) During half cycle of time duration 0 to 0.01 second.

Fig 5.9: Generation of PWM signal (switches 1 and 2) During half cycle of time duration 0 to 0.01 second.

Fig 5.10 and Fig 5.11 represents generation of PWM signals (switches 3 and 4) During half cycle of time duration 0.01to 0.02 second.



Fig 5.10 : Generation of PWM signal (switches 3 and 4) During half cycle of time duration 0.01to 0.02 second.





Fig 5.12 represents the simulation of 1mA constant current source biasing. The constant current source circuit is kept in thermal chamber and variation of the current with respect to chamber temperature was observed. The temperature sensor is kept at ambient condition.



Fig 5.12 : 1mAConstant Current Source Biasing Circuit

5.6 Protection Circuits

Input side has protection circuits such as Over voltage protection (OVP), Under voltage protection (UVP), Over current protection (OCP).

5.6.1 Over Voltage Protection

Fig 5.13 represents over voltage protection circuit. The over voltage protection is used to avoid the damage of any device from the maximum voltage or over voltage, if the voltage exceeds more than the specification, the components may get damage, to avoid those damage, over voltage protection circuit is used. The value of the resistor is designed on the bases of maximum differential voltage at the highest expected current. The voltage sensing element will be placed in the device if the voltage reaches above the maximum voltage or 125% of the rated primary voltage then the U1 pin gets high and shutdown pin of PWM IC gets high. Thus turns off the device.



Fig 5.13 : Circuit of Over Voltage Protection

5.6.2 Under voltage Protection

Fig 5.14 represents under voltage protection circuit. The under voltage is used to avoid the damage of any device from the voltage rated below the specification, In DC-AC converter the under-voltage range is below 22V, so when the voltage reaches below 22V then, current drawing will be more from the input supply, this causes power losses, then the voltage sensing element gets sensed and the shutdown pin of PWM IC gets high and converter gets turn off. the voltage should be of 125% of the rated primary voltage. By this we can avoid the damage of components in the converter.



Fig 5.14 : Circuit of Under Voltage Protection

5.6.3 Over current Protection

Fig 5.15 represents over current protection circuit. The over current protection is used to avoid the converter from the damage. If the current reaches above the specification, then the components in converter may get damage. So the value of the voltage divider resistor is designed according to the input voltage supply, here the input voltage range is from 24 - 42.5V, The current limiting resistor is designed according to the input and output current, when the current exceeds 125% of designed value, The shutdown pin of PWM IC gets high and converter gets turn off.



Fig 5.15 : Circuit of Over current Protection

5.7 Hardware CRO waveforms of Cooler Drive Inverter

Fig 5.16 shows the hardware CRO waveforms of Gate Main pulses(Upper MOSFETs) of MOSFETs 1 and 3.



Fig 5.16 : Gate Main pulses(Upper MOSFETs) of MOSFETs 1 and 3.

Fig 5.17 shows the hardware CRO waveforms of Gate Main pulse and its complementary pulses of MOSFETs 1 and 2.



Fig 5.17: Gate Main pulse and its complementary pulses of MOSFETs 1 and 2.

Fig 5.18 shows the hardware CRO waveforms of Main pulse and its complementary pulses of MOSFETs 3 and 4.



Fig 5.18 : Main pulse and its complementary pulses of MOSFETs 3 and 4.

Fig 5.19 shows the hardware CRO waveforms of Sinusoidal PWM variation pulses of the main pulses.



Fig 5.19 : Sinusoidal PWM variation of the Main pulses

Fig 5.20 shows the hardware CRO waveforms of Sinusoidal waveform after main pulses are passed through RC low pass filter with cutoff frequency of 1.59kHz.



Fig 5.20 : Sinusoidal waveform after main pulses are passed through RC low pass filter(cutoff frequency = 1.59kHz)

Fig 5.21 shows the hardware CRO waveforms of Sinusoidal waveform after main pulses are passed through RC low pass filter with cutoff frequency of 1.59kHz.



Fig 5.21 : Sinusoidal waveform after main pulses are passed through RC low pass filter (cutoff frequency = 1.59kHz)

Fig 5.22 shows the hardware CRO waveforms of Sinusoidal waveform after main pulses are passed through RC low pass filter with cutoff frequency of 1.59kHz and by increasing the voltage modulation index.



Fig 5.22 : Sinusoidal waveform after main pulses are passed through RC low pass filter (cutoff frequency = 1.59kHz) and by increasing the Voltage modulation index.

Fig 5.23 shows the hardware CRO waveforms of Generated inverter output without Output filter



Fig 5.23 : Generated inverter output without Output filter



Fig 5.24 shows the hardware CRO waveforms of Generated inverter output with Output LC filter

Fig 5.24 : Generated Inverter output with output LC filter

Fig 5.25, Fig 5.26 and Fig 5.27 Shows the Hardware CRO waveforms of output voltage, output current and Temperature sensor voltage at 28VDC for motor load.

Test method : Measured by dipping Temperature sensor in Liquid Nitrogen Cylinder.



Fig 5.25 : Output voltage, output current and Temperature sensor at 28VDC for Motor load



Fig 5.26 : Output voltage and Temperature sensor output voltage for motor load



Fig 5.27 : Output voltage and output current for Motor load

Fig 5.28 Shows the Hardware CRO waveforms of output voltage, output current and Temperature sensor voltage at 28VDC for 3-ohm Resistive load condition, here The temperature sensor voltage channel was set at high resolution mode to observe the waveform clearly.

Test method: Measured by dipping Temperature sensor in Liquid Nitrogen Cylinder.



Fig 5.28 : Output voltage, output current and Temperature sensor voltage at 28VDC for 3-ohm resistive load condition

Fig 5.29 Shows the Hardware CRO waveforms of output voltage, output current and Temperature sensor voltage at 28VDC for motor load.



Fig 5.29 : Output voltage, output current and Temperature sensor voltage at 28VDC for Motor load

5.8 MIL-STD-461E CE102 EMI/EMC Testing

5.8.1 CE 102 : LIVE TO CHASSIS

Fig 5.30 represents the MIL-STD-461E EMI/EMC Live to Chassis Testing for the proposed prototype.



Fig 5.30 : CE 102 : LIVE TO CHASSIS

5.8.2 CE 102 : RETURN TO CHASSIS

Fig 5.31 represents the MIL-STD-461E EMI/EMC Return to Chassis Testing for the proposed prototype.



Fig 5.31 : CE 102 RETURN TO CHASSIS

5.9 Hardware PCB under testing

Fig 5.32 shows the Hardware Experimental Setup Under Testing for the proposed prototype.



Fig 5.32 : Hardware Experimental Setup Under Testing

Fig 5.33 shows the Hardware Experimental Setup Under Testing with Liquid Nitrogen Cylinder for the proposed prototype.



Fig 5.33 : Hardware Experimental Setup Under Testing with Liquid Nitrogen Cylinder

5.10 Hardware PCB and Experimental Setup of Cooler Drive Inverter

Fig 5.34 shows the hardware Printed Circuit Board(PCB) of the cooler drive inverter, here the main components are Main card(Inverter card), EMI card and Output card.

1.Main Card(Inverter Card)

2.Output Card

3.EMI Card

- 4.Relays(Main, Redundant and Launch lock Relays)
- 5.ATmegaS128 Microcontroller
- 6.Bulk Capactitor

7.MOSFET Driver ICs

8.EMI Filters



Fig 5.34 : Hardware PCB

Fig 5.35 shows the Hardware Experimental Setup of the cooler drive inverter with chassis.



Fig 5.35 : Hardware Experimental Setup

5.11 Summary

In this chapter the simulation and hardware analysis which includes logic implementation in temperature Control, PWM Control Logic, H-Bridge inverter power circuit and waveforms, constant current source biasing circuit, protection circuits, Hardware CRO waveforms, MIL-STD 461E CE102 EMI/EMC Testing, Hardware PCB under testing and experimental setup of the proposed prototype were discussed in brief.

CHAPTER 6

RESULTS AND DISCUSSION

This chapter discusses about the hardware experimental results and discussion which includes tabulated results of output voltages, load regulation, line regulation, frequency, DC offset, THD, efficiency at 3Ω load condition and 60W load condition, ripple voltage, OCP, effect of feed forward loop at 25°C ambient, 60°C ambient and at cold tip conditions, measured experimental results of thermal sensor and slow and soft start measured results of cooler drive inverter.

6.1 Hardware Results of output voltage

Table 6.1 Shows the hardware implemented results of output voltages of cooler drive inverter at 2.50hm, 30hm and 3.50hm resistive load.

| 1.5 | OUTPUT VOLTAGES (VRMS) | | | | | |
|---------|-----------------------------------|---|--------------------------------------|--|--|--|
| VIN (V) | (12-15.7 VRMS) at 3.0 Ohm load | (12-15.7 VRMS) at 2 <mark>.5 Ohm</mark> load | (12-15.7 VRMS) at 3.5 Ohm load | | | |
| 24 | 10.56 | 10.54 | 10.66 | | | |
| 28 | 10.74 | 10.83 | 10.90 | | | |
| 32 | 10.94 | 10.77 | 10.97 | | | |
| 36 | 11.43 | 11.48 | 11.59 | | | |

Table 6.1 : OUTPUT VOLTAGES (VRMS)

6.2 Hardware Results of load regulation

 Table 6.2 Shows the hardware implemented results of load regulation of cooler drive inverter at

 2.5ohm and 3.5ohm resistive load.

| LOAD REGULATION % for 2.5 Ohm resistor | LOAD REGULATION % for 3.5 Ohm resistor |
|---|--|
| 0.61 | -1.37 |
| 0.23 | -1.47 |
| 0.35 | -3.13 |
| -0.96 | -3.49 |
| | LOAD REGULATION % for 2.5 Ohm resistor 0.61 0.23 0.35 -0.96 |

Table 6.2 : LOAD REGULATION

6.3 Hardware Results of Line regulation

Table 6.3 Shows the hardware implemented results of line regulation of cooler drive inverter for 28VDC input voltage.

| VIN (V) | LINE REGULATION % for 28VDC input voltage |
|---------|---|
| 24 | 4.02 |
| 32 | -1.20 |
| 36 | -6.34 |

Table 6.3 : LINE REGULATION

6.4 Hardware Results of Frequency

Table 6.4 Shows the hardware implemented results of frequency of cooler drive inverter at 2.50hm, 30hm and 3.50hm resistive load.

| | Frequency(Hz) | | | | | | |
|---------|--|-----------------------------------|--|--|--|--|--|
| VIN (V) | 12VRMS (49.5 - 50.5) at 3.0 Ohm load | (12-15.7 VRMS) at 2.5 Ohm load | 12VRMS (49.5 - 50.5) at 3.5 Ohm load | | | | |
| 24 | 51.79 | 51.73 | <mark>51</mark> .72 | | | | |
| 28 | 51.82 | 51.75 | <u>51.</u> 69 | | | | |
| 32 | 51.66 | 51.69 | <u>51.</u> 75 | | | | |
| 36 | 51.88 | 51.74 | <mark>51.</mark> 83 | | | | |

Table 6.4 : Frequency

6.5 Hardware Results of DC offset

Table 6.5 Shows the hardware implemented results of DC offset(V) of cooler drive inverter at 2.50hm, 30hm and 3.50hm resistive load.

| Table | 6.5 | : DC offset | |
|-------|-----|-------------|--|
|-------|-----|-------------|--|

| VIN (V) | DC offset (V) | | | | | |
|---------|-----------------------------------|-----------------------------------|--------------------------------------|--|--|--|
| | 12VRMS at 3.0 Ohm load(< 0.2V) | (12-15.7 VRMS) at 2.5 Ohm load | (12-15.7 VRMS) at 3.5 Ohm load | | | |
| 24 | 0.095 | 0.100 | 0.100 | | | |
| 28 | 0.100 | 0.100 | 0.100 | | | |
| 32 | 0.100 | 0.100 | 0.100 | | | |
| 36 | 0.100 | 0.100 | 0.100 | | | |

6.6 Hardware Results of THD

Table 6.6 Shows the hardware implemented results of Total Harmonic Distortion(THD) of cooler drive inverter at 2.50hm, 30hm and 3.50hm resistive load.

| | Total Harmonic Distortion(THD) % | | | | | | | |
|--------|----------------------------------|---------------------|------------------------|---------------------|---------------------------|---------------------|--|--|
| VIN(V) | 12VRMS at 3.0 Ohm load | | 12V at 2.5 (| 'RMS Ohm load | 12VRMS at 3.5 Ohm load | | | |
| | Secondary harmonics | Higher Harmonics | Secondary harmonics | Higher Harmonics | Secondary harmonics | Higher Harmonics | | |
| | <10% | <5% | <10% | <5% | <10% | <5% | | |
| 28 | 0.425 | 3.250 | 0.32 | 3.510 | 0.19 | 3.450 | | |

| Table 6.6 : | Total | Harmonic | Distortion(THD) |
|--------------------|-------|----------|-----------------|
|--------------------|-------|----------|-----------------|

6.7 Hardware Results of Efficiency at 3Ω Load Condition

Table 6.7 Shows the hardware implemented results of efficiency of cooler drive inverter at 30hm resistive load.

| | At 3 ohm Load condition | | | | | | | | |
|------------|-------------------------|--------------------|-----------------------------|-----------------------------|------------------------|--|--|--|--|
| VIN (V) | Input current (A) | Input power (W) | Output Voltage (Vrms) | Output current (Irms) | Output power (W) | Efficiency (%) > 90% 60W @Rload 3 ohm | | | |
| 24 | 1.674 | 40.18 | 10.91 | 3.40 | 37.05 | 92.22 | | | |
| 28 | 1.570 | 43.96 | 11.36 | 3.72 | 42.27 | 96.15 | | | |
| 32 | 1.419 | 45.41 | 11.50 | 3.75 | 43.08 | 94.86 | | | |
| 36 | 1.419 | 51.10 | 12.08 | 3.94 | 47.56 | 93.07 | | | |

| Table 6.7 | : | Efficiency@3 | ohm | Load | condition |
|-----------|---|--------------|-----|------|-----------|
|-----------|---|--------------|-----|------|-----------|

6.8 Hardware Results of Efficiency at 60W Load Condition

Table 6.8 Shows the hardware implemented results of efficiency of cooler drive inverter at 60W load condition.

| | At 60W Load Condition | | | | | | | | |
|---------------|-----------------------|-------------------------|--------------------|---------------------------|------------------------|---------------------|--|--|--|
| v (| VIN (V) | Input current (A) | Input power (W) | Output Voltage Vrms | Output current Irms | Output power (W) | Efficiency (%) > 90% 60W load condition | | |

| 24 | 2.72 | 65.28 | 10.54 | 5.83 | 61.46 | 94.14 |
|----|------|-------|-------|------|-------|-------|
| 28 | 2.30 | 64.40 | 11.03 | 5.51 | 60.70 | 94.26 |
| 32 | 2.00 | 64.00 | 11.28 | 5.37 | 60.53 | 94.57 |
| 36 | 1.81 | 65.16 | 12.46 | 5.02 | 62.57 | 96.03 |

6.9 Hardware Results of Ripple Voltage

Table 6.9 Shows the hardware implemented results of ripple voltage of cooler drive inverter at 2.50hm, 30hm and 3.50hm resistive load.

| | Vripple | | | | | | | |
|---------|----------------------------------|-------------------------------------|-----------------------------------|--|--|--|--|--|
| VIN (V) | (12-15.7 VRMS) at 3.0 Oh load | n (12-15.7 VRMS) at 2.5 Ohm load | (12-15.7 VRMS) at 3.5 Ohm load | | | | | |
| 24 | 1.30 | 1.30 | 1.20 | | | | | |
| 28 | 1.30 | 1.20 | 1.20 | | | | | |
| 32 | 1.80 | 1.30 | 1.50 | | | | | |
| 36 | 1.70 | 1.50 | 1.60 | | | | | |

Table 6.9 : Vripple

6.10 Hardware Results of OCP

Table 6.10 Shows the hardware implemented results of Over Current Protection of cooler drive inverter.

Table 6.10 : Over Current Protection

| OCP Limit | OCP Limit Spec : Min : 112.5% Max : 137.5% | Percentage % |
|-----------|--|--------------|
| 24V | 5.99 | 92.15 |
| 28V | 7.00 | 107.69 |
| 32V | 7.50 | 115.38 |
| 36V | 8.12 | 124.92 |

6.11 Effect of Feedforward loop@25 deg Ambient conditions

Table 6.11 Shows the hardware implemented results of the Effect of Feedforward loop at 25 deg Ambient Conditions.

| | At 25 condit | deg Ambi ions | ent | | | | | |
|------|--------------|------------------|----------------------|--------|---------------------|---------|----------|-----------------|
| S.No | Vin V | Iin A | Temp voltage V | Vo rms | Io A | Pin W | Po W | Efficiency % |
| 1 | 24 | 2.3348 | 0.3 | 12.56 | 4.19 | 56.0352 | 52.62137 | 93.91 |
| 2 | 25 | 2.3327 | 0.3 | 12.76 | 4.305 | 58.3175 | 54.9318 | 94.19 |
| 3 | 26 | 2.3037 | 0.3 | 12.92 | 4.357 | 59.8962 | 56.31335 | 94.02 |
| 4 | 27 | 2.3961 | 0.3 | 13.41 | 4.526 | 64.6947 | 60.69185 | 93.81 |
| 5 | 28 | 2.3689 | 0.3 | 13.56 | 4.597 | 66.3292 | 62.34819 | 94.00 |
| 6 | 29 | 2.3176 | 0.3 | 13.65 | 4.633 | 67.2104 | 63.24786 | 94.10 |
| 7 | 30 | 2.253 | 0.3 | 13.69 | 4.64 | 67.59 | 63.50861 | 93.96 |
| 8 | 31 | 2.1942 | 0.3 | 13.72 | 4.642 | 68.0202 | 63.70866 | 93.66 |
| 9 | 32 | 2.146 | 0.3 | 13.82 | 4.67 | 68.672 | 64.55808 | 94.01 |
| 10 | 33 | 2.07 | 0.3 | 13.77 | 4.653 | 68.31 | 64.07367 | 93.80 |
| 11 | 34 | 2.003 | 0.3 | 13.72 | 4.63 | 68.102 | 63.51064 | 93.26 |
| 12 | 35 | 1.9435 | 0.3 | 13.88 | 4 <mark>.6</mark> 5 | 68.0225 | 64.56432 | 94.92 |
| 13 | 36 | 1.9982 | 0.3 | 14.10 | 4.779 | 71.9352 | 67.3839 | 93.67 |

 Table 6.11 : Effect of Feedforward loop@ 25 deg Ambient Conditions

6.12 Effect of Feedforward loop@60 deg Ambient conditions

Table 6.12 Shows the hardware implemented results of the Effect of Feedforward loop at 60 deg Ambient Conditions.

Table 6.12 : Effect of Feedforward loop@ 60 deg Ambient Conditions

| | At 60 condit | deg Ambi ions | ent | U | | | | |
|------|-----------------|------------------|----------------------|--------|-------|---------|----------|-----------------|
| S.No | Vin V | Iin A | Temp voltage V | Vo rms | Io A | Pin W | Po W | Efficiency % |
| 1 | 24 | 2.187 | 0.6 | 12.16 | 4.099 | 52.488 | 49.834 | 94.94 |
| 2 | 25 | 2.159 | 0.6 | 12.28 | 4.16 | 53.975 | 51.09312 | 94.66 |
| 3 | 26 | 2.0324 | 0.6 | 12.09 | 4.11 | 52.8424 | 49.68168 | 94.02 |

M.Tech 4th sem (Power Electronics), EEE Dept., RVCE Bengaluru

| 4 | 27 | 2.1067 | 0.6 | 12.55 | 4.253 | 56.8809 | 53.35814 | 93.81 |
|----|----|--------|-----|-------|-------|---------|----------|-------|
| 5 | 28 | 2.063 | 0.6 | 12.73 | 4.31 | 57.764 | 54.85768 | 94.97 |
| 6 | 29 | 2.024 | 0.6 | 12.76 | 4.33 | 58.696 | 55.23348 | 94.10 |
| 7 | 30 | 1.9517 | 0.6 | 12.75 | 4.33 | 58.551 | 55.19884 | 94.27 |
| 8 | 31 | 1.8985 | 0.6 | 12.78 | 4.38 | 58.8535 | 55.95888 | 95.08 |
| 9 | 32 | 1.85 | 0.6 | 12.80 | 4.35 | 59.2 | 55.70088 | 94.09 |
| 10 | 33 | 1.769 | 0.6 | 12.74 | 4.319 | 58.377 | 55.02406 | 94.26 |
| 11 | 34 | 1.696 | 0.6 | 12.66 | 4.298 | 57.664 | 54.39549 | 94.33 |
| 12 | 35 | 1.646 | 0.6 | 12.62 | 4.301 | 57.61 | 54.27862 | 94.22 |
| 13 | 36 | 1.6901 | 0.6 | 12.98 | 4.415 | 60.8436 | 57.3067 | 94.19 |

6.13 Effect of Feedforward loop@Cold Tip Conditions

Table 6.13 Shows the hardware implemented results of the Effect of Feedforward loop at cold tip conditions.

| C C | At col | d tip cond | itions | 1 | | | | |
|------|----------|------------|----------------------|--------|-------|--------|----------|-----------------|
| S.No | Vin V | Iin A | Temp voltage V | Vo rms | Io A | Pin W | Po W | Efficiency % |
| 1 | 24 | 0.2792 | 1.5 | 4.29 | 1.443 | 6.7008 | 6.196819 | 92.48 |
| 2 | 25 | 0.2519 | 1.5 | 4.16 | 1.397 | 6.2975 | 5.806491 | 92.20 |
| 3 | 26 | 0.2225 | 1.5 | 3.98 | 1.331 | 5.785 | 5.297912 | 91.58 |
| 4 | 27 | 0.2266 | 1.5 | 4.09 | 1.376 | 6.1182 | 5.634445 | 92.09 |
| 5 | 28 | 0.2058 | 1.5 | 3.96 | 1.336 | 5.7624 | 5.293766 | 91.87 |
| 6 | 29 | 0.1752 | 1.5 | 3.71 | 1.246 | 5.0808 | 4.618673 | 90.90 |
| 7 | 30 | 0.1418 | 1.5 | 3.38 | 1.14 | 4.254 | 3.854568 | 90.61 |
| 8 | 31 | 0.1146 | 1.5 | 3.07 | 1.041 | 3.5526 | 3.19587 | 89.96 |
| 9 | 32 | 0.1069 | 1.5 | 3.01 | 1.017 | 3.4208 | 3.059543 | 89.44 |
| 10 | 33 | 0.068 | 1.5 | 2.41 | 0.818 | 2.244 | 1.973016 | 87.92 |
| 11 | 34 | 0.0473 | 1.5 | 2.11 | 0.684 | 1.6082 | 1.441872 | 89.66 |
| 12 | 35 | 0.0346 | 1.5 | 1.76 | 0.586 | 1.211 | 1.0285 | 84.93 |

Table-6.13 : Effect of Feedforward loop@Cold Tip Conditions

| 13 | 36 | 0.0335 | 1.5 | 1.75 | 0.589 | 1.206 | 1.028865 | 85.31 |
|----|----|--------|-----|------|-------|-------|----------|-------|
| | | | | | | | | |

6.14 Measured Experimental Results of Thermal Sensor

Table 6.14 Shows the Measured Experimental Results of Thermal Sensor of 1mA and 25uA constant current source.

| | 1mA current | source | 25uA current so | 25uA current source | | |
|-----------------|-------------|----------------------|-----------------|---------------------|--|--|
| | -ive | | | R | | |
| Temperature ° C | ICE (mA) | DTA2- DTK2 (V) | ICE (uA) | DTA1- DTK1 (V) | | |
| -50 | 0.993 | 0.6631 | 25.76 | 0.5431 | | |
| -40 | 0.995 | 0.6651 | 25.77 | 0.5481 | | |
| -30 | 0.997 | 0.6631 | 25.77 | 0.5441 | | |
| -20 | 0.996 | 0.6629 | 25.78 | 0.5445 | | |
| -10 | 0.998 | 0.6629 | 25.77 | 0.5431 | | |
| 0 | 0.995 | 0.6631 | 25.76 | 0.5431 | | |
| 10 | 0.994 | 0.6629 | 25.77 | 0.5481 | | |
| 20 | 0.995 | 0.6631 | 25.77 | 0.5441 | | |
| 30 | 0.996 | 0.6629 | 25.78 | 0.5445 | | |
| 40 | 0.994 | 0.6631 | 25.77 | 0.5431 | | |
| 50 | 0.995 | 0.6651 | 25.78 | 0.5445 | | |
| 60 | 0.995 | 0.6631 | 25.76 | 0.5431 | | |

Table-6.14 : Measured Experimental Results of Thermal Sensor

6.15 Slow and Soft Start Measured Results of cooler drive inverter:

Table 6.15 shows the measured experimental results of slow start procedure implemented for the proposed prototype as per the appendix A.

| S. No | Parameters | Time | Duration | Remarks |
|-------|---|---------|----------|---|
| 1 | Soft start | T1 | 2.859 s | Adjustable |
| 2 | Ramp slow start | T2 | 93s | Adjustable. At present case 80s to 90s optimum. |
| 3 | Maximum voltage saturation (During cool down) | T3 | 100s | Not adjustable. Depends on the ADC and actual temperature sensor during cool down phase. |
| 4 | Fall down time | T4 | 5s | Adjustable as per real system. |
| | 101 | 651 | alla | |
| 5 | Output Voltage during cool down phase | 11.83 V | | Adjustable as per actual drive. |
| 6 | Output Volta <mark>ge</mark> during | 4.75V | | Adjustable as per actual drive (Power is less than 20W as per data sheet) $P=V^2/R$. V= 5.5, R=3 ohms, P=10Watts |

 Table-6.15 : Measured Experimental results of slow and soft start procedure implemented

6.16 Summary

In this chapter the hardware experimental results and discussion which includes tabulated results of output voltages, load regulation, line regulation, frequency, DC offset, THD, efficiency at 3 Ω load condition and 60W load condition, ripple voltage, OCP, effect of feed forward loop at 25°C ambient, 60°C ambient and at cold tip conditions, measured experimental results of thermal sensor and slow and soft start measured results of cooler drive inverter were discussed in brief.


CHAPTER 7

CONCLUSION AND FUTURE SCOPE

The sensor used in many applications was a simple thermistor, a device whose resistance varies with temperature. This variation was typically an exponential function, and hence introduces a non linearity into the closed-loop control system. However, given the slow time constants of the open-loop plant and the relatively low bandwidth requirements of the controller, this nonlinearity caused difficulty from a control point of view.

In order to overcome the problems, a cooler drive inverter with regulated output followed by feed-forward control was designed. Voltage feed forward control technique was used to control the duty cycle. This control technique was simple to design and resulted in better line regulation. The converter was designed with 22KHz switching frequency using ATmegaS128 Microcontroller. It had functional benefits such as, simpler and more flexible to change the realtime control algorithms without further modification in a hardware with its reduced cost and also it reduced the complexity of the control circuit and better efficiency were acheived. Various protection circuits such as short circuit protection, over voltage protection and under voltage protection were implemented for the proposed cooler drive inverter.

7.1 Conclusion

Digitally controlled cooler drive inverter with feed-forward control for space application has been designed, simulated and implemented in hardware. The selected topology was H-Bridge inverter. The simulation analysis were carried out in MATLAB/Simulink, LTspice and PSIM platform. The Main components include ATmegaS128 Microcontroller, PID Controller, Protection Circuits, MOSFET Switches, Analog to Digital Converter, Driver Circuits, 2N2222A Transistor and Relays. The major conclusions drawn from hardware analysis are,

- The efficiency of cooler drive inverter were found to be more than 90% at 3Ω Load condition, 60W load condition and motor load condition.
- The effect of feedforward loop at 25° C, 60° C ambient and at Cold Tip Conditions were tabulated and efficiency was found to be more than 90% for various range of input voltage from 24V to 36V DC.
- The regulated output voltage of the cooler drive inverter was found to be 12V AC RMS with +/- 1% variation, for various range of input voltage from 24V to 36V DC.

- The regulated output current of the cooler drive inverter was found to be 6A AC RMS with +/- 1% variation, for various range of input voltage from 24V to 36V DC.
- The obtained output ripple, frequency, DC offset, Total Harmonic Distortion, load and line regulation were within the specified limits.

7.2 Future Scope

There is scope for future improvement of the converter. They are as listed below

- PWM Pulses for the H-Bridge Inverter can be controlled by using Op-Amps.
- GaN(Gallium Nitride) Material switch can be used instead of silicon material MOSFET switch to reduce losses and to further improve the efficiency of cooler drive inverter.
- TMP36 Thermal Sensor can be used to get more accurate sensor voltage readings.



REFERENCES

- Nasim Ahmed, Md. Ziaur Rahman Khan, "Microcontroller Based Pure Sine Wave Inverter," *IEEE International Conference in Power Engineering Application*, 8-9 March 2021, 10 May 2021, Malaysia, pp. 1006-1010.
- [2] Mostafa El Ouariachi, Khalil Kassmi, Tarik Mrabti, Kamal Kassmi, "Design and realization of a singlephase inverter with numerical control based on an Atmega32," *IEEE 14th International Multi-Conference* on Systems, Signals & Devices (SSD), 28-31 March 2017, 07 Dec 2017, Marrakech, Morocco, pp. 1026-1030.
- [3] Avijit Goswami, Sachin Kanetkar, "Thermoelectrics in cryogenic cooling," 2020 IEEE 22nd Electronics Packaging Technology Conference(EPTC), 2-4 Dec. 2020, 13 Jan 2021, Coimbatore, India, pp. 1120-1123.
- [4] K.Deepa , P.Ajay Kumar, V.Sai Krishna, P.N.Koteswara Rao, Mounika.A, D.Medhini, "A Study of Comparative Analysis of Different PWM Techniques," *IEEE 2017 International Conference On Smart Technology for Smart Nation*, 17-19 Aug. 2017, 14 May 2018, Bengaluru, India, pp. 1030-1035.
- [5] Minchao Huang, Yukun Bai, "Differential and CM Component Extraction to optimize the EMI Filter," IEEE 5th International Symposium on Electromagnetic Compatibility (EMC-Beijing), 28-31 Oct. 2017, 18th Jan -2018, Beijing, China. pp. 201-207.
- [6] Madhuri R. Patil, Devidas D. Dighe, "Single Phase Inverter Techniques a Review," International Research Journal of Engineering and Technology (IRJET), Maharashtra, India, Volume:03/Issue:05/May-2016. pp. 1-4.
- [7] Ranjan Kumar, Bhim Singh, "Investigation on PID Controller Tuning Methods for Aircraft Fuselage Temperature Control," *IEEE 2020 International Symposium on Advanced Electrical and Communication Technologies (ISAECT)*, 25-27 Nov. 2020, 01 Sept 2021, Marrakech, Morocco, pp 111-117.
- [8] Abraham I. Pressman, "Switching Power Supply Design," Second Edition, McGraw-Hill.
- [9] Muhammad H. Rashid, "Power Electronics Circuit, Devices, and Applications," *Third Edition, New Delhi* (Prentice-Hall of India Private limited), 2004.
- [10] Daniel W. Hart, "Power Electronics," *Published by McGraw- Hill*, 2011.
- [11] Anuja Namboodiri, Harshal S. Wani, "Unipolar and Bipolar PWM Inverter," International Journal for Innovative Research in Science & Technology (IJIRST), Chandkheda, India, Volume:01/Issue:07/Dec-2014. pp. 237-243.
- [12] Ezzidin Hassan Elmabrouk Aboadla, Sheroz Khan, Mohamed Hadi Habaebi, Teddy Gunawan, "Selective Harmonics Elimination Technique in Single Phase Unipolar H-Bridge Inverter," 2016 IEEE Student Conference on Research and Development (SCOReD), 13-14 Dec. 2016, 09 January 2017, Majdee Tohtayong, Malaysia, pp 116-123.
- [13] Ezzidin Hassan Elmabrouk Aboadla, Sheroz Khan, Mohamed Hadi Habaebi, Teddy Gunawan, "Effect of Modulation Index of Pulse Width Modulation Inverter on Total Harmonic Distortion for Sinusoidal," 2016

IEEE International Conference on Intelligent Systems Engineering (ICISE), 15-17 Jan. 2016, 23 May 2016, Mashkuri Bin Yaacob, Malaysia, pp 118-126.

- [14] T.Annamalai, Dr.K.Udhayakumar, "Simulation and Analysis of Various H-Bridge Inverter Topologies Employed in Cascaded Multi-level Inverter," 2018 IEEE International Conference on Emerging Trends and Innovations In Engineering And Technological Research (ICETIETR), 11-13 July 2018, 12 November 2018, Ernakulam, India, pp 526-532.
- [15] M.A. Ghalib, Y.S. Abdalla, R.M. Mostafa, "Design and Implementation of a Pure Sine Wave Single Phase Inverter for Photovoltaic Applications," *In Proc. Zone 1 Conference of the American Society for Engineering Education*, U.S.A, April, 2018, pp. 1-8.
- [16] R. Haider, R. Alam, N. B. Yousuf and K. M. Salim, "Design and construction of single phase pure sine wave inverter for photovoltaic application," *In Proc. 2012 International Conference on Informatics, Electronics & Vision (ICIEV)*, Dhaka, Bangladesh, 2019, pp. 190- 194.
- [17] M. Hasan, J. Maqsood, M. Q. Baig, S. M. A. S. Bukhari and S. Ahmed, "Design and Implementation of Single Phase Pure Sine Wave Inverter Using Multivibrator IC," *In Proc. 2020 17th UKSim-AMSS International Conference on Modelling and Simulation (UKSim)*, Cambridge, UK, 2018, pp. 451-455.
- [18] A. S. K. Chowdhury, M. S. Shehab, M. A. Awal and M. A. Razzak, "Design and implementation of a highly efficient pure sine-wave inverter for photovoltaic applications," *In Proc. 2020 International Conference on Informatics, Electronics and Vision (ICIEV)*, Dhaka, Bangladesh, 2020, pp. 1-6.
- [19] M. D. Bellar, T. S. Wu, A. Tchamdjou, J. Mahdavi and M. Ehsani, "A review of soft-switched DC-AC converters," *IEEE Transactions on Industry Applications*, vol. 34, no. 4, July-Aug. 2019, pp. 847-860.
- [20] L. Dimitriu, M. Lucanu, C. Aghion and O. Ursaru, "Control with microcontroller for PWM single-phase inverter," *In Proc. International Symposium on Signals, Circuits and Systems*, 2019. SCS 2003, Iasi, Romania, 2018, pp. 265-268.
- [21] L. Bowtell and T. Ahfock, "Comparison between unipolar and bipolar single phase grid connected inverters for PV applications," *In Proc. 2018 Australasian Universities Power Engineering Conference*, Perth, WA, Australia, 2019, pp. 1-5.
- [22] T. Taufik, M. McCarty, M. Anwari and A. S. Prabuwono, "Optimization of operating parameters in a unipolar PWM inverter," *In Proc. 2019 IEEE Applied Power Electronics Colloquium (IAPEC)*, Johor Bahru, Malaysia, 2020, pp. 57-62.
- [23] M.N Isa, M.I Ahmad, A.Z Murad, M.K Arshad, "FPGA Based SPWM Bridge Inverter," American Journal of Applied Sciences, Vol. 4, Jun 2021, pp. 584-586.
- [24] B Ismail, S Taib, M Isa, I Daut, A.M saad, F Fauzy, "Microcontroller Implementation of single phase inverter switching strategies," *International Conference on Control, Instrumentation and Mechatronics Engineering*, May 2018, p 104-107.
- [25] A Akkaya, A.A Kulaksiz, "A microcontroller-based stand-alone photovoltaic power system for residential appliances," Science direct, Vol. 78, July 2021, pp. 419–431.

- [26] A Mamun A, M Elahi, M Quamruzzaman, M Tomal, "Design and Implementation of Single Phase Inverter," International Journal of Science and Research (IJSR), Vol.2, february 2020, PP 163-167.
- [27] A Qazalbash, A Amin, A Manan, M Khalid, "Design and implementation of microcontroller based PWM technique for sine wave inverter," *IEEE International Conference on power Engineering Energy and Electrical Drives*, March 2019, PP 163-167.
- [28] R Senthilkumar, M Singaaravelu, "Design of single phase inverter using dsPIC30F4013," *International Journal Engineering Research & Technology (IJERT)*, Vol 2, Jun 2021. pp. 6500-6506.
- [29] Arup Roy Chowdhury, et al, "Imaging Infrared Spectrometer (IIRS) onboard Chandrayaan-2 Orbiter-craft," *Current Science*, Vol.-118 No.- 3 Feb 2020.
- [30] Shaival Hemant Nagarseth, Jiten Bhatt and Jayesh J. Bharve, "Cold-Tip Temperature Control of Spaceborne Satellite Stirling Cryo-cooler: Mathematical Modeling and Control Investigation", *IFAC Papers* Online 51-1 (2018) 673-679.
- [31] Ashish S., et al, "High speed Camera Electronics realization for Microsat", *Proceedings CMNE-2010*, IMAP, India, April 2010.
- [32] Anuj Srivastava, Namita Singh, Ashok Kumar, Jalshri Harshit Desai, Rajiv Kumaran, "Cryo Cooler Drive Electronics for Infra-Red Earth Observation payloads," 2021 IEEE 18th India Council International Conference (INDICON), 19-21 Dec. 2021, 01 February 2022, Guwahati, India, pp. 1008-1013.
- [33] Borle L, Dymond M S, Nayar C V, Philips S J, "Current Controlled Grid Connected Inverter", *Proceedings* of the Australian and New Zealand Solar Energy Society Conference, December 1993, pp. 374-379.
- [34] Sharma R , Ahfock A, "Distortion in Single Phase Current Controlled PV Inverters For Grid Connection,"*Proceedings of the Australasian Universities Power Engineering Conference*, AUPEC04, Brisbane, Australia, September 2004
- [35] Sharma R and Ahfock A, "Performance Analysis of Utility Connected Photovoltaic Generation," *Proceedings of the Australasian Universities Power Engineering Conference*, Brisbane, Australia, September 1992.
- [36] Harashima F, Inaba H, Kondo S, Takashima N, "Microprocessor- Controlled SIT Inverter for Solar Energy Systems," *IEEE Transactions on Industrial Electronics*, Vol 34, No. 1, February 1987, pp 50-55.







Competition Sensitive CC151/23.06.16/227-1/RT

3.3 Slow Start

er. The receiver is in charge of this document way to anybody except for its proper use.

contained in this document is the property of SOFRADIR and is communicated confidentially for a specific matter, urres that it will not be either copied or reproduced in all or part, and that the content will not be disclosed in any we

and ensures

3.3.1 Slow Start Definition

"Slow start" is a procedure aimed at protecting and preserving the compressor from potential internal shocks while limiting the vibrations induced on system. This procedure consists in a starting at low input power followed by a ramp-up to max power. The only side effect of this procedure is that it increases the cool down time.

3.3.2 Example of Slow Start Correction (for information only)

The slow start function gradually increases the ac output voltage after start-up to the programmed maximum output voltage. This function is required to achieve quick cooldown times while preventing the cooler from hitting its end stops. Hitting the end stops can damage the cooler.

The gradual increase can consist of 1, 2 or 3 timed phases or can be made dependable on the actual temperature diode voltage. In the figure below the slow start principles for both time and temperature diode dependencies are depicted.



Examples of slow start procedures

3.3.3 Slow Start Correction for Saturn Coolers

The completion of both design and qualification phases have permitted to demonstrate that slow start procedure was not required at all. The required voltage can thus be put on from the start when the cooler is warm. No further limiting of the input voltage is required.

EmL - 23/06/2016

7/16



FQA70N15 Rev. C2

www.fairchildsemi.com

2N2222 / 2N2222A

NPN Silicon Epitaxial Planar Transistor for switching and AF amplifier applications.

The transistor is subdivided into one group according to its DC current gain.

On special request, these transistors can be manufactured in different pin configurations.



Absolute Maximum Ratings (T_a = 25 °C)

| Parameter | | Symbol | Value | Unit |
|---------------------------|-------------------|------------------|---------------|------|
| Collector Base Voltage | 2N2222 2N2222A | V _{CBO} | 60 75 | V |
| Collector Emitter Voltage | 2N2222 2N2222A | V _{CEO} | 30 40 | V |
| Emitter Base Voltage | 2N2222 2N2222A | V _{EBO} | 5 6 | v |
| Collector Current | | l _c | 600 | mA |
| Power Dissipation | | P _{tot} | 625 | mW |
| Junction Temperature | | Τj | 150 | °C |
| Storage Temperature Range | | T _{stg} | - 55 to + 150 | °C |



| Characteristics | at | T. = | 25 | °C |
|-----------------|----|------|----|----|
| onundotonistios | | • a | 20 | - |

| Parameter | | Symbol | Min. | Max. | Unit |
|--|--|---|-----------------------------------|------------------------|------|
| DC Current Gain at V_{CE} = 10 V, I_C = 0.1 mA at V_{CE} = 10 V, I_C = 1 mA at V_{CE} = 10 V, I_C = 10 mA at V_{CE} = 10 V, I_C = 150 mA at V_{CE} = 10 V, I_C = 500 mA | 2N2222 2N2222A | h _{FE} h _{FE} h _{FE} h _{FE} h _{FE} | 35 50 75 100 30 40 | - - 300 - | |
| Collector Base Cutoff Current at V_{CB} = 50 V at V_{CB} = 60 V | 2N2222 2N2222A | I _{CBO} | - | 10 10 | nA |
| Collector Base Breakdown Voltage at $I_C = 10 \ \mu A$ | 2N2222 2N2222A | V _{(BR)CBO} | 60 75 | - | v |
| Collector Emitter Breakdown Voltage at $I_C = 10 \text{ mA}$ | 2N2222 2N2222A | V _{(BR)CEO} | 30 40 | - | v |
| Emitter Base Breakdown Voltage at I _E = 10 μA | 2N2222 2N2222A | V _{(BR)EBO} | 5 6 | - | v |
| Collector Emitter Saturation Voltage at $I_C = 150$ mA, $I_B = 15$ mA at $I_C = 500$ mA, $I_B = 50$ mA | 2N2222 2N2222A 2N2222 2N2222A | V _{CE(sat)} | - | 0.4 0.3 1.6 1 | v |
| Base Emitter Saturation Voltage at I_{C} = 150 mA, I_{B} = 15 mA at I_{C} = 500 mA, I_{B} = 50 mA | 2N2222 2N2222A 2N2222 2N2222 2N2222A | V _{BE(sat)} | - 0.6 - | 1.3 1.2 2.6 2 | v |
| Gain Bandwidth Product at $I_c = 20 \text{ mA}$, $V_{CE} = 20 \text{ V}$, f = 100 MHz | | f _T | 250 | - | MHz |
| Collector Output Capacitance at V _{CB} = 10 V, f = 1 MHz | | Cob | - | 8 | pF |



2N2222 / 2N2222A





Design and Implementation of Digitally Controlled Cooler Drive Inverter for Temperature Control

Sachin J M [1RV20EPE11]

M.Tech in Power Electronics, Department of Electrical and Electronics Engineering R.V College of Engineering, Bangalore - 560059, INDIA

Results and Discussions

OBJECTIVE

To design and implement digitally controlled cooler drive inverter for the control of temperature in the Cryocoolers via a PID control loop based upon the temperature signal feedback from the temperature sensor used for space and defence application

Project Methodology

The Prototype interfaces with the cooler by supplying it with an AC voltage. It takes 28V DC as input power supply. It basically generates AC power via a PID control loop to control the cooling on detector array based upon the input from the temperature sensor mounted on detector Focal Plane Array (FPA). Feedback for the control loop is provided by the temperature signal. Temperature sensor is a Base/Emitter silicon junction of a transistor 2N2222A. In order to increase the relative accuracy of the thermal sensor, it is supplied with 1mA and is connected to cooler PID control loop

| | Specifications | | | | | |
|-------------|--|---|--|--|--|--|
| survey | Specifications of Cooler | Specifications of Cooler Drive Inverter | | | | |
| -lasting of | Parameter | Specifications | | | | |
| nents | I/P Voltage Range, Nominal Input Voltage | 24V - 36V DC, 28V DC | | | | |
| | Topology | H-Bridge Inverter | | | | |
| PCB testing | Nominal O/P Voltage and O/P Current | 12V/6A AC | | | | |
| 10 10 | Switching Frequency | 22KHz | | | | |
| ntation | AC Output Power | 72W | | | | |
| | Output Frequency | 50Hz ,+/- 1% | | | | |
| erification | Controller used | ATmegaS128 Microcontroller | | | | |
| dology | - | | | | | |

Fig 1 : Metho

Testing and



Fig 2 : Functional Block Diagram of Proposed Prototype



Fig 3 : Logic Implementation Flow Chart

Fig 4 : Illustration of Temperature Sensing Diode Voltage versus Inverter Output Voltage

The converter (DC-AC) has been equipped with a separate 1mA current source to bias a temperature sensing diode. The voltage measured across the sensing diode is used by the control algorithm in the converter to regulate the AC output voltage so that the cooler will maintain a stable cold tip temperature. The temperature stability is strongly dependent on the correct measurement of the diode sensor voltage. The value for the diode set-point voltage is programmed in the converter by means of a software setting. This voltage "set-point" can be adjusted within a range of 0.5 to 2 Volts.

Acknowledgements

- I deeply express my sincere gratitude to my guide Dr. Anitha G S, Associate professor, Dept. of EEE, RVCE, Principal and HOD, Dept. of EEE, RVCE and Panel members for their patience and valuable guidance throughout this project.
- I would like to express my deepest appreciation to Centum Electronics Limited, Bengaluru, for providing me an opportunity to carry out the project in their organization.





Fig 5 : Output voltage, Output current and Temperature sensor voltage at 28VDC for 3-ohm resistive load

| | OUTPUT VOLTAGES (VRMS) | | | | | | | | |
|---------|-----------------------------------|-------------------|---------------|-----------------------------|--------------------|--------------------|---------------------------|--|-----------------|
| VIN (V) | (12-15.7 VRM Ohm lo | (S) at 3.0 ad | (12-15 | .7 VRMS) Ohm load | at 2.5 | (12- | 15.7 VRM Ohm lo | (S) at 3.5 ad | |
| 24 | 10.56 | j i | | 10.54 | | | 10.66 | | |
| 28 | 10.74 | | | 10.83 | | | 10.90 |) | |
| 32 | 10.94 | | | 10.77 | | | 10.97 | , | |
| 36 | 11.43 | | | 11.48 | | | 11.59 | | |
| | | | 1 | Frequency | (Hz) | | | | |
| VIN (V) | 12VRM (49.5 - 50.5) Ohm loa | S at 3.0 id | (12-15.' (| 7 VRMS) at 0hm load | t 2.5 | (49 | 12VF .5 - 50.5) loa | RMS at 3.5 Oh ad | m |
| 24 | 50.27 | | 50.27 | | | 50.23 | | | |
| 28 | 50.22 | | 50.28 50.25 | | 50.28 | | 25 | | |
| 32 | 50.29 | | 50.21 | | | | 50. | 24 | |
| 36 | 50.27 | | 50.11 | | | 50. | 19 | | |
| | | At | 3 ohm | Load condi | tion | | | | |
| VIN (V) | Input current (A) | Input p (W | oower) | Output Voltage (Vrms) | Out curr Irn | put ent(1s) | Output power (W) | Efficien (%) > 90% 66 @Rload ohm | cy oW I 3 |
| 24 | 1.610 | 38.6 | 54 | 10.56 | 3.5 | 50 | 36.97 | 95.67 | |
| 28 | 1.450 | 40.6 | 50 | 10.74 | 3.5 | 56 | 38.27 | 94.26 | |
| 32 | 1.310 | 41.9 |)2 | 10.94 | 3.6 | 53 | 39.77 | 94.87 | |
| 36 | 1.278 | 46.0 | 01 | 11.43 | 3.7 | 79 | 43.35 | 94.22 | |

Fig 6 : Output voltage & output current for

Motor load

Fig 5 & Fig 6 Shows the Hardware CRO waveforms of output voltage, output current and Temperature sensor voltage at 28VDC for 3-ohm Resistive load and motor load condition, here The temperature sensor voltage channel was set at high resolution mode to observe the waveform clearly and the tables shows the readings of output voltage, Frequency and efficiency at 3 ohm load condition. Test method Measured by dipping Temperature sensor in Liquid Nitrogen



Fig 7 : Hardware PCB of Cooler Drive Inverter



Fig 8 : Hardware Experimental Setup of Cooler Drive

Conclusions

Inverter

Digitally controlled cooler drive inverter with feed-forward control for space application has been designed. The selected topology was H-Bridge inverter. The Main components include ATmegaS128 Micro controller, PID Controller, Protection Circuits, MOSFET Switches, Analog to Digital Converter, Driver Circuit, 2N2222A Transistor and Relays, The Hardware Implementation results shows that the output voltage obtained was 12V and the output current obtained was 6A. The obtained efficiency was more than 90% and obtained output ripple, Frequency, DC offset, Total Harmonic Distortion, Load and Line regulation were within the specified limits.

Future Scope

- There is scope for future improvement of the inverter and they are as follows
- · PWM Pulses for the H-Bridge Inverter can be controlled by using Op-Amps.
- · GaN(Gallium Nitride) Material switch can be used instead of silicon material MOSFET switch to reduce losses and to further improve the efficiency of cooler drive inverter.
- TMP36 Thermal Sensor can be used to get more accurate sensor voltage readings.

Guide Information: Dr. Anitha G S, Associate Professor, Dept of Elecrical and Electronics Engg, RVCE, e-mail: anithags@rvce.edu.in

JETIR.ORG ISSN: 2349-5162 | ESTD Year : 2014 | Monthly Issue JOURNAL OF EMERGING TECHNOLOGIES AND INNOVATIVE RESEARCH (JETIR)

An International Scholarly Open Access, Peer-reviewed, Refereed Journal

Design and Implementation of Digitally Controlled Cooler Drive Inverter for Temperature Control

¹Sachin J M, ²Dr. Anitha G S, ³ Dr. Ravichandran C, ⁴ Prasanna Kumar R, ⁵Bhoopendra Kumar Singh

¹PG Student, ²Associate Professor, ³Assistant Manager, ⁴Senior Engineer, ⁵Director

¹Department of Electrical and Electronics,

¹RV College of Engineering, Bengaluru, India

Abstract: Cooler drives are widely used for cryocoolers, a cryocooler is a refrigerator designed to reach cryogenic temperatures and its main purpose is to cool objects quickly using extremely low temperatures. The main objective is to capture the image from the Space and fed to the FPGA and the signal received is converted to Digital form using Analog to Digital converter (ADC). The proposed inverter drives the cooler drive with 12V/6.5A, 50Hz AC output power via a PID control loop with input voltage range from 24V to 42.5V DC to control the cooling of detector array based upon the temperature signal feedback from the temperature sensor mounted on detector Focal Plane Array. Efficiency of more than 90% is achieved for different range of input DC Voltage and in order to increase the relative accuracy of the thermal sensor, it is supplied with 1mA, 25uA constant current source to bias a temperature sensing diode and is connected to cooler PID control loop for temperature regulation. The voltage measured across the sensing diode is used by the control algorithm in the inverter to regulate the AC output voltage so that the cooler will maintain a stable cold tip temperature.

Keywords : ATmegaS128 Microcontroller, H-Bridge Inverter, 2N2222A Transistor, ADC, Sine PWM, PID Controller.

I. INTRODUCTION

Power supply unit is an interface between power source and the electric load. The main function of the power supply unit is to modulate or convert the available electrical energy from the power supply into the form required by the load. It is quite rare that the power source directly matches the requirements of a particular load [1]. So, the power supply units find extensive applications in various industries. Input power source may be AC or DC, while the load may be a motor, an electronic equipment, or a computer [8-10]. Since the Input to the cooler drives are AC, H-Bridge inverters are commonly used to convert DC Power into AC power and In order to generate sinusoidal PWM pulses for the single phase H-Bridge inverter, ATmegaS128 Microcontroller is used because it is simpler and more flexible to change the real-time control algorithms without further modification in a hardware with its reduced cost and also it reduces the complexity of the control circuit[1-2].

Cooler drive Inverter is designed to meet demand for the low-cost cooling options for local plane on very short duration. The output is controlled using Duty cycle of the PID Controller and accordingly the PWM waveforms are generated for controlling the output voltage. These applications place high demand on both cooler operating conditions and on the thermal control of the cooler environment because of the extreme temperature variation and because of limited available power. The converter uses Feed forward topology for fast response of closed loop control with changes in the input voltage and Feedback technique is implemented for regulating both output voltage and temperature sensor voltage . Analog to Digital converter is used to convert analog signals to digital signals. The Switching frequency of 22KHz is used to reduce the size of the converter. The converter is provided with two relays i.e., Main relay for Turning the converter ON-OFF and Launch lock relay is used to avoid the mechanical vibrations and secure moving

www.jetir.org (ISSN-2349-5162)

during launching. The converter is provided with protection circuits such as Over Voltage Protection (OVP), Under Voltage Protection

(UVP) and Over Current Protection (OCP).

1.1 ATmegaS128 MICRO CONTROLLER

In microcontroller-based design, ATmegaS128 is operated at 8MHz frequency. It has Internal 10-bit ADC and pre-scalar. So maximum ADC sampling clock is 50KHz to 200KHz, so it supports maximum resolution of 15KSPS only and the features of ATmegaS128 microcontroller are as follows

- Advanced RISC architecture /Up to 8MIPS
- 3V-3.6V / 0 8MHz operating voltages & speed grades
- Two 8-bit and two 16-bit timers/counters
- 6 PWM channels
- 8-channel, 10-bit ADC
- TWI/USARTs/SPI serial interface
- Programmable watchdog timer
- On-chip analog comparator
- 128 Kbytes of Flash program memory
- 4 Kbytes EEPROM 4 Kbytes internal SRAM
- Up to 64 Kbytes optional external memory space.
- SPI interface for in-system Programming (ISP).

II. VOLTAGE FEED FORWARD CONTROL

Block diagram of voltage feed forward control is as shown in Fig - 1. In this method instead of fixed slope saw tooth ramp, a ramp whose slope varies in proportion to the input voltage variation is used at the PWM modulator input[8-10]. The input voltage is first sensed and attenuated using the voltage divider constituted of resistors R_1 and R_2 . It is then inverted before being brought to the input of the integrator. Integrator is reset at the starting of each cycle by an external fixed frequency clock signal. Since in this control technique the slope of the ramp is proportional to the input voltage, and the output voltage of the error amplifier is compared with this ramp to generate duty cycle. Any change in the input voltage causes immediate change in the duty cycle even if the bandwidth of voltage loop is very low.



Fig - 1 : Block diagram of voltage feed forward control.

After the input voltage is increased, at $t=T_o$, the slope of the ramp increases causing the duty cycle to reduce immediately so as to maintain the output voltage constant as shown in Fig-2. Because of this instantaneous change in duty cycle, output voltage overshoot caused because of the input step change is decreased. Any increase in input causes the decrease in duty cycle. Thus good line regulation is achieved.

The operation of the feed forward scheme is described by following equations.

$$Vs = \left(\frac{V_{in}}{K}\right)....(2.1)$$

$$D = \left(\frac{T_{on}}{T}\right) = \left(\frac{V_c}{V_s}\right) = \left(\frac{KV_c}{V_{in}}\right)_{\dots}$$
(2.2)

Where,

D: Duty ratio

K: constant

Vin: Input voltage

Vs: Peak-Peak Saw tooth Voltage

Vc: Control Voltage





2.2 Temperature Sensing Diode Input

The converter (DC-AC) has been equipped with a separate 1mA current source to bias a temperature sensing diode. Fig-3 and Fig-4 represents the temperature sensing diode input and the Illustration of Temperature Sensing Diode Voltage versus Inverter Output Voltage . The voltage measured across the sensing diode is used by the control algorithm in the converter to regulate the AC output voltage so that the cooler will maintain a stable cold tip temperature.

The temperature stability is strongly dependent on the correct measurement of the diode sensor voltage. The value for the diode set-point voltage should be programmed in the converter by means of a software setting. This voltage "set-point" should be able to be adjusted within a range of 0.5 to 2 Volts.



Fig-3 : Temperature Sensing Diode Input



Fig-4 : Illustration of Temperature Sensing Diode Voltage versus Inverter Output Voltage

III. FUNCTIONAL BLOCK DIAGRAM AND METHODOLOGY



Fig-5 : Functional Block Diagram of the Cooler Drive Inverter

Functional block diagram of the proposed prototype is as shown in Fig-5. The Hardware Prototype interfaces with the cooler by supplying it with an AC voltage. It takes 28V DC as input power supply. The prototype basically generates AC power via a PID control loop to control the cooling on detector array based upon the input from the temperature sensor mounted on detector Focal Plane Array(FPA). Three Latch Type relays(ON/OFF type Relays) are used namely, Relay main, Relay redundant and launch lock relay and their commands are controlled via the Relay command input connector.

Since the input current will be fluctuating, The EMI/EMC filters are used at the input stage to filter out the fluctuations in the input current. The filtered DC input is given to the H-bridge inverter. The ATmegaS128 microcontroller output signal drives an H-bridge, pulse-width modulated (PWM) output stage. Since the output from the H-bridge inverter is sinusoidally variable pulses and to minimize the amount of generated EMI, sufficient output filtering has been used and finally it is given to the output low pass filter to get pure sinusoidal pulses and finally is given to the cooler drive(Pure noise free AC power).

www.jetir.org (ISSN-2349-5162)

The RMS output voltage is determined by the temperature control loop. Feedback for the control loop is provided by the temperature signal. The converter (DC-AC) has been equipped with a separate 1mA and 25uA constant current source to bias a temperature sensing diode. In order to increase the relative accuracy of the thermal sensor, it is supplied with 1mA, 25uA and is connected to cooler PID control loop.

Temperature sensor is a Base/Emitter silicon junction of a transistor 2N2222A. The voltage measured across the sensing diode is used by the control algorithm in the converter to regulate the AC output voltage so that the cooler will maintain a stable cold tip temperature. The temperature stability is strongly dependent on the correct measurement of the diode sensor voltage. The value for the diode set-point voltage should be programmed in the converter by means of a software setting.

This voltage "set-point" should be able to be adjusted within a range of 0.5 to 2 Volts. During a cool down, the maximum RMS voltage can be limited depending on the ambient temperature, time after restart or the actual cold tip temperature. The maximum output voltage as well as the limitation criteria are programmed in the converter and can be adjusted according to cooler and system parameters.

IV. SPECIFICATIONS AND DESIGN DETAILS

4.1 SPECIFICATIONS

Table 1 shows the specifications of the Cooler Drive Inverter using ATmegaS128 Micro Controller.

| Sl.no | Parameter | Specifications |
|-------|--|---------------------------------------|
| 1 | Input Voltage Range | 24V - 42.5V DC |
| 2 | Nominal Input Voltage | 28V DC |
| 3 | Nominal Output Voltage (RMS) | 12V AC |
| 4 | Maximum Output Voltage (RMS) | 15.7V AC |
| 5 | Maximum AC Power Output | 78 W |
| 6 | Topology | H-Bridge Inverter |
| 7 | Maximum AC Output Current | 6.5 A |
| 8 | Nominal Output Current | 6A |
| 9 | Modulation | Sine PWM |
| 10 | Switching Frequency | 22KHz |
| 11 | AC Output Power | 72W |
| 12 | Output Frequency | 50Hz ,+/- 1% |
| 13 | Protections | OCP, UVP and OVP |
| 14 | Controller used | ATmegaS128 Microcontroller (10MHz, 8 |
| | | channel 10-bit ADC, 30k Radiation, 6 |
| | | PWM channels, 53 GPIO,4KB EEPROM |
| | | and 64KB External memory). |
| 15 | Efficiency (%) | $> 90\%$ at 60W (@R load 3 Ω) |
| 16 | Bias current temperature sensing diode | 1 mA,25uA +/-4% |
| 15 | | 0.011 |
| 17 | Maximum permissible DC offset level at output | 0.2V |
| 18 | THD (Total Harmonic Distortion) Maximum permissible harmonics in output signal | |
| | 1.Secondary Harmonics | 10% |
| | 2. Higher Harmonics | 5% |
| | | |

| Table 1 : | Specifications | for the p | roposed | prototype |
|-----------|-----------------------|-----------|---------|-----------|
| | | | | |

4.2 DESIGN DETAILS

1. Input Power and Current Calculation

| Maximum Output Power : $PO_{max} = \frac{VO_{MAX}^{c}}{RL} = 82.1633W$ at linear load nature | (4.1) |
|--|-------|
| Maximum input Power : $Pin_{max} = \frac{Po_{max}}{n} = 91.2926W$ | (4.2) |
| Voltage across switch : Vsw = Vin _{Max} = 36V | (4.3) |
| Peak Switch Current : Ip = $\frac{Vin_{max}}{RL}$ = 12A | (4.4) |

| Average switch current : $IA_{sw} = \frac{Ip}{L} = 6A$ | .(4.5) |
|---|--------|
| Average input current : Is $= \frac{\text{Pin}_{\text{max}}}{\text{Pin}_{\text{max}}} = 2.5359\text{A}$ | .(4.6) |
| Let Assume maximum output current is peak current for input OCP | |
| $Is_{rms} = 6.5A$ | (4.7) |
| | |

2. Output Filter Design

Output filter consist of inductor and capacitor.

a. Output Inductor

The primary role of the output filter inductor (Lo) is to filter out the switching frequency harmonics. The design of an inductor, amongst other factors, depends on the calculation of the current ripple and choosing a material for the core that can tolerate the calculated current ripple.

When designing filters, the value of inductance is usually designed first. The selection of inductance is related to the ripple current and the power consumption of the system. In general, the ripple current on the inductor is selected to be 15% - 25% of the rated current.

For this design, the rating is 75 W, the switching frequency is 20 kHz, and the bus voltage is 32 V.Assume that the ripple is 20% and is tolerable by the inductor core, and the minimum inductance required is calculated as:



Requirement of Core selection

An appropriate core will be selected which must have area product greater than the calculated Ap. Area product (Ap) is given as the product of the core cross section (Ac) and the window area (Aw). These data is avalable in ferrite magnetic core design catalog.

Selected Ferrite Toroid Core: ZW-422120, Material: R, AL: 12080mH/1000T

 $Ac = 51.1 \ mm^2$ $Aw = 147.9 \ mm^2$ $AL = 12080.10 \ * \ 10^{-9} H$

 $Ap = Ac * Aw \qquad Ap = 7557.69 \ mm^4$

Cross sectional area of wiregauge selected $Aw_{28AWG} = 0.111 mm^2$(4.14)

Number of Turns : $N = \sqrt{\frac{L0}{AL}} = 6.4336$ N=10.....(4.15)

Possible number of turns possible in the core

Outer Diameter of selected wire gauge $dw_{CM} = 0.366 mm$ For 28 AWG Wire Gauge

 $Toroid_{inner_{dia_{CM}}} = 13.7 \ mm.....(4.16)$

$$Possible_{turns_{for_{core}}} = \pi * \frac{\tau_{oroid_{inner_{dia_{CM}}}}}{dw_{CM}} = 117.5951....(4.17)$$

Required cross sectional Area of wire $Awp = \frac{I0rms_{max}}{J} = 1.625$ Awp = 1.625.....(4.18)

Number of parallel strand required $nparp = \frac{Awp}{Aw_{28AWG}} = 14.6396 : 6*28AWG.....(4.19)$

3. Power Loss Calculations

Copper Loss calculations

AC resistance of wire gauge selected $Rac_{28AWG} = 0.222 \ Ohm......(4.20)$ Length of wire required : $L = \frac{(22.1-13.7)+2.12*7}{1000} = 0.0338 \text{ meter}....(4.21)$ $L_N = N * L + 0.02 = 0.358 meter...$ Copper loss $P_N = \left(L_N * Rac_{28AWG} * I0rms_{\max}^2\right) * \frac{1}{6} = 0.5596 watt....$(4.23) **Core Loss Calculations** a = 0.30 c = 1.26 d = 2.60 Ve = 2.77 cm^3 Bm = 0.33 $B = \left(\frac{Bm}{2}\right) * 10$ B = 1.65 $f = \frac{Fsw}{1000} = 20$ $Pcore = a * f^c * B^d * \frac{Ve}{1000}$ Pcore = 0.1332W........(4.24) Where: 1. Ve is core Volume 2. B is core calcated flux density 3. Pcore is the power loss in the selected core Total Loss $P_{L0} = 2 * (Pcore + P_N) = 1.3856 watt$ (For 2 Inductor).....(4.25) 4. MOSFET Selection and Snubber Design FQA70N15, 0.028 Ohm, 70A@ 25 Deg. Vds:150V (Industrial) $R_{DS} = 0.028 \text{ ohm} \qquad R_{Gate} = 3.3 \text{ ohm}$ $Q_{GATE} = 25 * 10^{-9} C \ V_{TH} = 6 V$ $V_{GATE} = 12V$ $V_{OFF} = 2.5 * Vin_{max} = 90V$ $Coss = 1100 * 10^{-12} F$

 $Tr = Q_{GATE} * \frac{R_{GATE}}{V_{GATE} - V_{TH}} = 1.375 * 10^{-8} sec...(4.26)$

| $Tf = Q_{GATE} * \frac{R_{GATE}}{V_{TH}} = 1.375 * 10^{-8} \text{ sec}(4.2)$ | 27) |
|--|-------|
| $P_{\text{CONDUCTION}} = 1.25 * R_{\text{DS}} * \text{IS}_{\text{rms}}^2 = 1.4788 \text{ Watt.}$ (4.4) | 28) |
| $P_{GATE} = Q_{GATE} * V_{GATE} * Fsw = 0.006 Watt(4.1)$ | 29) |
| $P_{\text{Coss}} = \text{Coss} * V_{\text{OFF}}^2 * \frac{\text{Fsw}}{2} = 0.0891 \text{ Watt.}$ (4. | .30) |
| $P_{\text{Switchingon}} = \text{Vin}_{\min} * \text{Is}_{\text{rms}} * (\text{Tr}) * \frac{(\text{Fsw})}{3} = 0.0143 \text{ Watt.} $ (4) | .31) |
| $P_{\text{Switching}_{\text{OFF}}} = V_{\text{OFF}} * \text{IS}_{\text{rms}} * (\text{Tf}) * \frac{F_{\text{Sw}}}{3} = 0.0536 \text{ Watt}.$ | 4.32) |

MOSFET Gate Charge loss takes place in Gate Resistor and this loss is not added in the MOSFET power losses.

RC snubber is connected across MOSFET to reduce switching loss.

Let $Csnubber = 1 * 10^{-9} F$

$$P_{Switching_{OFF_{WITH_{SNUBBER}}}} = \left(\frac{coss}{coss + Csnubber}\right) * P_{Switching_{OFF}} = 0.0281 Watt....(4.33)$$

 $P_{MOSFET_{LOSS_1}} = P_{conduction} + P_{Coss} + P_{Switching_{ON}} + P_{Switching_{OFF}} with_{Snubber} \dots (4.34)$

$$P_{MOSFET_{LOSS_1}} = 2 * P_{MOSFET_{LOSS_1}} = 3.2205 Watt for 2 MOSFET \dots (4.35)$$

5. Efficiency Calculations

V. IMPLEMENTATION ALGORITHM AND FLOW CHART

5.1 Implementation Algorithm

- 1. Set the reference value of voltage (0.5 to 2.5V) corresponding to cold tip temperature to microcontroller through SPI. This range (0.5 to 2.5V) depends on the actual sensor voltage and reference voltage of ADC. If the set point is finalized means, which is internally programmed via the reference voltage.
- 2. ADC is configured to read the analog temperature sensor voltages.
- 3. Reading the temperature sensor voltage and feed to ADC channel.
- 4. Read the values of PID controller gains Kp, K_i and K_d .
- 5. Execute the ISR for discrete algorithm (sampling time).
- 6. Execute the Discrete PID algorithm and set the maximum and minimum limits.
- 7. Initialized sine table in which the values of a complete sine wave are stored (we generated a sine table in range of 0-359 degrees whereas, zero of sine wave is set at decimal.
- 8. Read the Look up table sine values and multiply each sine sample magnitude with the PID output value to get the sine reference voltage for generation of SPWM.
- 9. Reference value of sine decides the Modulation index value, which in turns decide the Output AC voltage. The Maximum Output voltage is limited by limiting the Modulation index value to the 0.6 in all conditions.

- 10. Initialize Timer x which starts from 0 and peaks to xxx (it gives a triangular carrier output).
- 11. The SPWM generation follows the logic of phase corrected PWM (the sine reference is compared with the 8-bit counter register values). Set the maximum value of PWM frequency(15.618kHz) with a clock frequency of 8-MHz and suitable pre-scalar value.
- 12. When Timer reaches xxx then interrupt overflow is generated.
- 13. Enabling timer overflow interrupt enable bit.
- 14. Configure the generated PWM to OCRx register to interface to the external Hardware circuits. SPWM from the controller is fed to the suitable logic compatibility H-bridge Inverter MOSFET drivers through Logic Buffers.
- 15. Connect the leg of the H-bridge inverter to load terminals through suitable low pass LC filter with a cut- off frequency of $1/10^{\text{th}}$ of the PWM frequency.
- 16. Apply the 24V to 28V DC bus voltage to the H-bridge inverter. The nominal voltage is set 28V.
- 17. Working of an H-bridge for pure sine wave inverter can be divided into two modes.
- ✓ In Mode1, the input signal at the gate of S1 and S4 is high and at the gate of S2 and S3 is low. This causes conduction from S1 and S4 and we achieve a +12V signal (positive peak of the AC output).
- In Mode2, the input signal at the gate of S2 and S3 is high and at the gate of S1 and S4 is low. This causes conduction from S2 and S3 and we achieve a -12V signal (negative peak of the AC output). And thus, we obtain a 24V peak-peak signal at the output.
- 18. In H-bridge circuit we have obtained amplitude modulating signal frequency (reference sine signal). Modulating signal frequency does not change at the output, which means the output frequency remains constant. Only the power of the signal increases in terms of current.
- 19. If the output cooler motor consumes more current (1.5 times higher than the nominal load current) than the maximum load current, then the over current protection circuit should activate to shut down the converter.

5.2 Flow Chart

Fig-6 shows the Flow chart of the Sine PWM Logic Generation and PID Controller for the cooler drive inverter.



Fig-6 : Flow Chart of Sine PWM Logic Generation and PID Controller

VI. SIMULATION ANALYSIS AND DISCUSSION

6.1 Logic Implementation in Temperature Control







Fig-8 : PID Controller

Fig-9 shows the simulated output waveform of output voltage, Reference and Temperature sensor voltage, Here when the temperature sensor voltage starts increasing the output voltage also starts increasing by means of soft start principle and until the sensor voltage reaches 1V, the output voltage will be 12V. and when the sensor voltage reaches 1V, the output voltage starts decreasing and will maintain 4.5 to 5V and this same logic is implemented in the hardware implementation of digitally controlled cooler drive inverter.



Fig-9 : simulated output waveform (Output voltage, reference and Temp sensor output)



Fig-12: H bridge inverter output voltage (Before filtering and After filtering)

www.jetir.org (ISSN-2349-5162)





Fig-13: Generation of PWM signal (switches 1 and 2) During half cycle of time duration 0 to 0.01 second.

Fig-14 : Generation of PWM signal (switches 1 and 2) During half cycle of time duration 0 to 0.01 second.







Fig-16 : Generation of PWM signal (switches 1 and 2) During half cycle of time duration 0.01to 0.02 second.



Fig-17 : Generation of PWM signal (switches 1 and 2) During half cycle of time duration 0.01to 0.02 second.

6.5 Protection Circuits

Input side has protection circuits such as Over voltage protection (OVP), Under voltage protection (UVP), Over current protection (OCP).

Over Voltage Protection

The over voltage protection is used to avoid the damage of any device from the maximum voltage or over voltage, if the voltage exceeds more than the specification, the components may get damage, to avoid those damage, over voltage protection circuit is used. The value of the resistor is designed on the bases of maximum differential voltage at the highest expected current. The voltage sensing element will be placed in the device if the voltage reaches above the maximum voltage or 125% of the rated primary voltage then the U1 pin gets high and shutdown pin of PWM IC gets high. Thus turns off the device



Fig - 18 : circuit of Over Voltage Protection

• Under voltage Protection

The under voltage is used to avoid the damage of any device from the voltage rated below the specification, In DC-AC converter the under-voltage range is below 22V, so when the voltage reaches below 22V then, current drawing will be more from the input supply, this causes power losses, then the voltage sensing element gets sensed and the shutdown pin of PWM IC gets high and converter gets turn off. the voltage should be of 125% of the rated primary voltage. By this we can avoid the damage of components in the converter.



Fig - 19 : circuit of Over Voltage Protection

• Over current Protection

The over current protection is used to avoid the converter from the damage. If the current reaches above the specification, then the components in converter may get damage. So the value of the voltage divider resistor is designed according to the input voltage supply, here the input voltage range is from 24 - 42.5V, The current limiting resistor is designed according to the input and output current, when the current exceeds 125% of designed value, The shutdown pin of PWM IC gets high and converter gets turn off.



Fig – 20 : circuit of Over current Protection

VII. HARDWARE IMPLEMENTATION RESULTS AND DISCUSSION

7.1 Hardware Results of output voltage

Table-2 Shows the hardware implemented results of output voltages of cooler drive inverter at 2.50hm, 30hm and 3.50hm resistive load.

| Table-2 : | OUTPUT | VOLTA(| GES (VRMS) |
|-----------|---------------|--------|------------|
|-----------|---------------|--------|------------|

| | OUTPUT VOLTAGES (VRMS) | | | | |
|---------|-----------------------------------|--------------------------------|-----------------------------------|--|--|
| VIN (V) | (12-15.7 VRMS) at 3.0 Ohm load | (12-15.7 VRMS) at 2.5 Ohm load | (12-15.7 VRMS) at 3.5 Ohm load | | |
| 24 | 10.56 | 10.54 | 10.66 | | |
| 28 | 10.74 | 10.83 | 10.90 | | |
| 32 | 10.94 | 10.77 | 10.97 | | |
| 36 | 11.43 | 11.48 | 11.59 | | |

7.2 Hardware Results of load regulation

Table-3 Shows the hardware implemented results of load regulation of cooler drive inverter at 2.50hm and 3.50hm resistive load.

Table-3 : LOAD REGULATION

| VIN (V) | LOAD REGULATION % for 2.5 Ohm resistor | LOAD REGULATION % for 3.5 Ohm resistor |
|---------|--|---|
| 24 | 0.61 | -1.37 |
| 28 | 0.23 | -1.47 |
| 32 | 0.35 | -3.13 |
| 36 | -0.96 | -3.49 |

7.3 Hardware Results of Line regulation

Table-4 Shows the hardware implemented results of line regulation of cooler drive inverter for 28VDC input voltage.

Table-4 : LINE REGULATION

| VIN (V) | LINE REGULATION % for 28VDC input voltage |
|---------|---|
| 24 | 4.02 |
| 32 | -1.20 |
| 36 | -6.34 |

7.4 Hardware Results of Frequency

Table-5 Shows the hardware implemented results of Frequency of cooler drive inverter at 2.5ohm, 3ohm and 3.5ohm resistive load.

| | Ta | ble-5 : Frequency | | | | | | |
|---------|---|--------------------------------|--|--|--|--|--|--|
| | Frequency(Hz) | | | | | | | |
| VIN (V) | 12VRMS (49.5 - 50.5) at 3.0 Ohm load | (12-15.7 VRMS) at 2.5 Ohm load | 12VRMS (49.5 - 50.5) at 3.5 Ohm load | | | | | |
| 24 | 51.79 | 51.73 | 51.72 | | | | | |
| 28 | 51.82 | 51.75 | 51.69 | | | | | |
| 32 | 51.66 | 51.69 | 51.75 | | | | | |
| 36 | 51.88 | 51.74 | 51.83 | | | | | |

7.5 Hardware Results of DC offset

Table-6 Shows the hardware implemented results of DC offset(V) of cooler drive inverter at 2.5ohm, 3ohm and 3.5ohm resistive load.

| Table-6 : | DC offs | set |
|-----------|---------|-----|
|-----------|---------|-----|

| | | DC offset (V) | 1 |
|---------|-----------------------------------|-----------------------------------|-----------------------------------|
| VIN (V) | 12VRMS at 3.0 Ohm load(< 0.2V) | (12-15.7 VRMS) at 2.5 Ohm load | (12-15.7 VRMS) at 3.5 Ohm load |
| 24 | 0.095 | 0.100 | 0.100 |
| 28 | 0.100 | 0.100 | 0.100 |
| 32 | 0.100 | 0.100 | 0.100 |
| 36 | 0.100 | 0.100 | 0.100 |

7.6 Hardware Results of THD

Table-7 Shows the hardware implemented results of Total Harmonic Distortion(THD) of cooler drive inverter at 2.50hm, 30hm and 3.50hm resistive load.

| | | Total Harmonic Distortion(THD) % | | | | | | | |
|--------|---------------------------|----------------------------------|---|-------|---------------------------|---------------------|--|--|--|
| VIN(V) | 12VRMS at 3.0 Ohm load | | 12VRMS at 2.5 Ohm load | | 12VRMS at 3.5 Ohm load | | | | |
| | Secondary harmonics | Higher Harmonics | Secondary Higher harmonics Harmonics | | Secondary harmonics | Higher Harmonics | | | |
| | <10% | <5% | <10% <5% | | <10% | <5% | | | |
| 28 | 0.425 | 3.250 | 0.32 | 3.510 | 0.19 | 3.450 | | | |

Table-7 : Total Harmonic Distortion(THD)

7.7 Hardware Results of Efficiency at 3 ohm Load Condition

Table-8 Shows the hardware implemented results of efficiency of cooler drive inverter at 30hm resistive load.

| | | | At 3 | ohm Load c | ondition | |
|------------|----------------------|--------------------|-----------------------------|-----------------------------|---------------------|--|
| VIN (V) | Input current (A) | Input power (W) | Output Voltage (Vrms) | Output current (Irms) | Output power (W) | Efficiency (%) > 90% 60W @Rload 3 ohm |
| 24 | 1.674 | 40.18 | 10.91 | 3.40 | 37.05 | 92.22 |
| 28 | 1.570 | 43.96 | 11.36 | 3.72 | 42.27 | 96.15 |
| 32 | 1.419 | 45.41 | 11.50 | 3.75 | 43.08 | 94.86 |
| 36 | 1.419 | 51.10 | 12.08 | 3.94 | 47.56 | 93.07 |

Table-8 : Efficiency@3 ohm Load condition

7.8 Hardware Results of Efficiency at 60W Load Condition

Table-9 Shows the hardware implemented results of efficiency of cooler drive inverter at 60W load condition

Table-9 : Efficiency@60W Load condition

| | | | | At 60W Load C | ondition | |
|------------|-------------------------|--------------------|---------------------------|------------------------|---------------------|--|
| VIN (V) | Input current (A) | Input power (W) | Output Voltage Vrms | Output current Irms | Output power (W) | Efficiency (%) > 90% 60W load condition |
| 24 | 2.72 | 65.28 | 10.54 | 5.83 | 61.46 | 94.14 |
| 28 | 2.30 | 64.40 | 11.03 | 5.51 | 60.70 | 94.26 |
| 32 | 2.00 | 64.00 | 11.28 | 5.37 | 60.53 | 94.57 |
| 36 | 1.81 | 65.16 | 12.46 | 5.02 | 62.57 | 96.03 |

7.9 Hardware Results of Ripple Voltage

Table-10 Shows the hardware implemented results of ripple voltage of cooler drive inverter at 2.50hm, 30hm and 3.50hm resistive load.

| | | Vripple | | |
|------------|-----------------------------------|-----------------------------------|--------------------------------|--|
| VIN (V) | (12-15.7 VRMS) at 3.0 Ohm load | (12-15.7 VRMS) at 2.5 Ohm load | (12-15.7 VRMS) at 3.5 Ohm load | |
| 24 | 1.30 | 1.30 | 1.20 | |
| 28 | 1.30 | 1.20 | 1.20 | |
| 32 | 1.80 | 1.30 | 1.50 | |
| 36 | 1.70 | 1.50 | 1.60 | |

7.10 Effect of Feedforward loop@Cold Tip Conditions

Table-11 Shows the hardware implemented results of the Effect of Feedforward loop at cold tip conditions.

Table-11 : Effect of Feedforward loop@Cold Tip Conditions

| At cold tip conditions | | | | | | | | |
|------------------------|-------|--------|-------------------|--------|-------|--------|----------|--------------|
| S.No | Vin V | Iin A | Temp voltage V | Vo rms | Io A | Pin W | Po W | Efficiency % |
| 1 | 24 | 0.2792 | 1.5 | 4.29 | 1.443 | 6.7008 | 6.196819 | 92.48 |
| 2 | 25 | 0.2519 | 1.5 | 4.16 | 1.397 | 6.2975 | 5.806491 | 92.20 |
| 3 | 26 | 0.2225 | -1.5 | 3.98 | 1.331 | 5.785 | 5.297912 | 91.58 |
| 4 | 27 | 0.2266 | 1.5 | 4.09 | 1.376 | 6.1182 | 5.634445 | 92.09 |
| 5 | 28 | 0.2058 | 1.5 | 3.96 | 1.336 | 5.7624 | 5.293766 | 91.87 |
| 6 | 29 | 0.1752 | 1.5 | 3.71 | 1.246 | 5.0808 | 4.618673 | 90.90 |
| 7 | 30 | 0.1418 | 1.5 | 3.38 | 1.14 | 4.254 | 3.854568 | 90.61 |
| 8 | 31 | 0.1146 | 1.5 | 3.07 | 1.041 | 3.5526 | 3.19587 | 89.96 |
| 9 | 32 | 0.1069 | 1.5 | 3.01 | 1.017 | 3.4208 | 3.059543 | 89.44 |
| 10 | 33 | 0.068 | 1.5 | 2.41 | 0.818 | 2.244 | 1.973016 | 87.92 |
| 11 | 34 | 0.0473 | 1.5 | 2.11 | 0.684 | 1.6082 | 1.441872 | 89.66 |
| 12 | 35 | 0.0346 | 1.5 | 1.76 | 0.586 | 1.211 | 1.0285 | 84.93 |
| 13 | 36 | 0.0335 | 1.5 | 1.75 | 0.589 | 1.206 | 1.028865 | 85.31 |

7.11Measured Experimental Results of Thermal Sensor

Table-12 Shows the Measured Experimental Results of Thermal Sensor of 1mA and 25uA constant current source.

| | 1mA current | source | 25uA current source | |
|--------------------|-------------|----------------------|---------------------|---------------|
| Temperature ° C | ICE (mA) | DTA2- DTK2 (V) | ICE (uA) | DTA1-DTK1 (V) |
| -50 | 0.993 | 0.6631 | 25.76 | 0.5431 |
| -40 | 0.995 | 0.6651 | 25.77 | 0.5481 |
| -30 | 0.997 | 0.6631 | 25.77 | 0.5441 |
| -20 | 0.996 | 0.6629 | 25.78 | 0.5445 |
| -10 | 0.998 | 0.6629 | 25.77 | 0.5431 |
| 0 | 0.995 | 0.6631 | 25.76 | 0.5431 |
| 10 | 0.994 | 0.6629 | 25.77 | 0.5481 |
| 20 | 0.995 | 0.6631 | 25.77 | 0.5441 |
| 30 | 0.996 | 0.6629 | 25.78 | 0.5445 |
| 40 | 0.994 | 0.6631 | 25.77 | 0.5431 |
| 50 | 0.995 | 0.6651 | 25.78 | 0.5445 |
| 60 | 0.995 | 0.6631 | 25.76 | 0.5431 |

Table-12 : Measured Experimental Results of Thermal Sensor

7.12Hardware CRO waveforms of cooler drive inverter

Fig-21 and Fig-22 Shows the Hardware CRO waveforms of output voltage, output current and Temperature sensor voltage at 28VDC for motor load.

Test method: Measured by dipping Temperature sensor in Liquid Nitrogen Cylinder.



Fig-21 : Output voltage : Yellow, output current : Blue and Temperature sensor : Green at 28VDC for Motor load



Fig-22 : Output voltage : Yellow and output current : Blue for Motor load

Fig-23 Shows the Hardware CRO waveforms of output voltage, output current and Temperature sensor voltage at 28VDC for 3-ohm Resistive load condition, here The temperature sensor voltage channel was set at high resolution mode to observe the waveform clearly.

Test method: Measured by dipping Temperature sensor in Liquid Nitrogen Cylinder.



Fig-23 : Output voltage : Yellow, output current : Blue and Temperature sensor : Red at 28VDC for 3-ohm resistive load

condition

7.13 Hardware PCB and Experimental Setup of Cooler Drive Inverter

Fig-24 shows the hardware Printed Circuit Board(PCB) of the cooler drive inverter, here the main components are Main card(inverter card), EMI card and output card.

1.Main Card(Inverter Card)

2.Output Card

3.EMI Card

4.Relays(Main, Redundant and Launch lock Relays)

5.ATmegaS128 Microcontroller

6.Bulk Capactitor

7.MOSFET Driver ICs

8.EMI Filters



Fig-24 : Hardware PCB



Fig-25 : Hardware Experimental Setup

VIII. CONCLUSION

Digitally controlled cooler drive inverter with feed-forward control for space application has been designed. The selected topology was H-Bridge inverter. The Main components include ATmegaS128 Micro controller, PID Controller, Protection Circuits, MOSFET Switches, Analog to Digital Converter, Driver Circuit, 2N2222A Transistor and Relays. The Hardware Implementation results shows that the output voltage obtained was 12V and the output current obtained was 6.5A. The obtained efficiency was more than 90% and obtained output ripple, Frequency, DC offset, Total Harmonic Distortion, Load and Line regulation was within the specified limits.

REFERENCES

- [1] Nasim Ahmed, Md. Ziaur Rahman Khan, "Microcontroller Based Pure Sine Wave Inverter," IEEE International Conference in Power Engineering Application, 8-9 March 2021, 10 May 2021, Malaysia, pp. 1006-1010.
- [2] Mostafa El Ouariachi, Khalil Kassmi, Tarik Mrabti, Kamal Kassmi, "Design and realization of a single-phase inverter with numerical control based on an Atmega32,", IEEE 14th International Multi-Conference on Systems, Signals & Devices (SSD), 28-31 March 2017, 07 Dec 2017, Marrakech, Morocco, pp. 1026-1030.

- [3] Avijit Goswami, Sachin Kanetkar, "Thermoelectrics in cryogenic cooling," 2020 IEEE 22nd Electronics Packaging Technology Conference(EPTC), 2-4 Dec. 2020, 13 Jan 2021, Coimbatore, India, pp. 1120-1123.
- [4] K.Deepa, P.Ajay Kumar, V.Sai Krishna, P.N.Koteswara Rao, Mounika.A, D.Medhini, "A Study of Comparative Analysis of Different PWM Techniques," IEEE 2017 International Conference On Smart Technology for Smart Nation, 17-19 Aug. 2017, 14 May 2018, Bengaluru, India, pp. 1030-1035.
- [5] Minchao Huang, Yukun Bai, "Differential and CM Component Extraction to optimize the EMI Filter," IEEE 5th International Symposium on Electromagnetic Compatibility (EMC-Beijing), 28-31 Oct. 2017, 18th Jan -2018, Beijing, China. pp. 201-207.
- [6] Madhuri R. Patil, Devidas D. Dighe, "Single Phase Inverter Techniques a Review," International Research Journal of Engineering and Technology (IRJET), Maharashtra, India, Volume:03/Issue:05/May-2016. pp. 1-4.
- [7] Ranjan Kumar, Bhim Singh, "Investigation on PID Controller Tuning Methods for Aircraft Fuselage Temperature Control," IEEE 2020 International Symposium on Advanced Electrical and Communication Technologies (ISAECT), 25-27 Nov. 2020, 01 Sept 2021, Marrakech, Morocco, pp 111-117.
- [8] Abraham I. Pressman, "Switching Power Supply Design," Second Edition McGraw-Hill.
- [9] Muhammad H. Rashid, **"Power Electronics Circuit, Devices, and Applications,"** *Third Edition, New Delhi (Prentice-Hall of India Private limited), 2004.*
- [10] Daniel W. Hart, "Power Electronics," *Published by McGraw- Hill,2011*.
- [11] Anuja Namboodiri, Harshal S. Wani, "Unipolar and Bipolar PWM Inverter," International Journal for Innovative Research in Science & Technology (IJIRST), Chandkheda, India, Volume:01/Issue:07/Dec-2014. pp. 237-243.
- [12] Ezzidin Hassan Elmabrouk Aboadla, Sheroz Khan, Mohamed Hadi Habaebi, Teddy Gunawan, "Selective Harmonics Elimination Technique in Single Phase Unipolar H-Bridge Inverter," 2016 IEEE Student Conference on Research and Development (SCOReD), 13-14 Dec. 2016, 09 January 2017, Majdee Tohtayong, Malaysia, pp 116-123.
- [13] Ezzidin Hassan Elmabrouk Aboadla, Sheroz Khan, Mohamed Hadi Habaebi, Teddy Gunawan, "Effect of Modulation Index of Pulse Width Modulation Inverter on Total Harmonic Distortion for Sinusoidal," 2016 IEEE International Conference on Intelligent Systems Engineering (ICISE), 15-17 Jan. 2016, 23 May 2016, Mashkuri Bin Yaacob, Malaysia, pp 118-126.
- [14] T.Annamalai, Dr.K.Udhayakumar, "Simulation and Analysis of Various H-Bridge Inverter Topologies Employed in Cascaded Multi-level Inverter," 2018 IEEE International Conference on Emerging Trends and Innovations In Engineering And Technological Research (ICETIETR), 11-13 July 2018, 12 November 2018, Ernakulam, India, pp 526-532.

| An International Open Access Journal Peer-reviewed, Refereed Journal www.jetir.org editor@jetir.org An International Scholarly Indexed Journal |
|---|
| Certificate of Publication |
| The Board of |
| Journal of Emerging Technologies and Innovative Research (ISSN : 2349-5162) |
| Is hereby awarding this certificate to |
| Sachin J M |
| In recognition of the publication of the paper entitled |
| Design and Implementation of Digitally Controlled Cooler Drive Inverter |
| for Temperature Control |
| Published In JETIR (www.jetir.org) ISSN UGC Approved (Journal No: 63975) & 7.95 Impact Factor |
| Published in Volume 9 Issue 6 , June-2022 Date of Publication: 2022-06-16 |
| Parise P |
| EDITOR IN CHIEF |
| JETIR2206464 Research Paper Weblink http://www.jetir.org/view?paper=JETIR2206464 Registration ID:404406 |
| An International Scholarly Open Access Journal, Peer-Reviewed, Refereed Journal Impact Factor Calculate by Google Scholar and Semantic Scholar Al-Powered Research Tool, Alticisciplinary, Monthly, Multilanguage Journal Indexing in All Major Database & Metadata, Citation Generator |

Report_Sachin2

ORIGINALITY REPORT

| SIMILA | 1% ARITY INDEX | 5% INTERNET SOURCES | 8% PUBLICATIONS | 3% STUDENT PA | \PERS | |
|--------|--|---|---|-------------------------|-------|--|
| PRIMAR | Y SOURCES | | | | | |
| 1 | 1 E. Irmak, I. Colak, E. Kabalci, A. Kose. "Implementation of an interactive remote laboratory platform for stepper motor experiments", 2012 15th International Power Electronics and Motion Control Conference (EPE/PEMC), 2012 Publication | | | | | |
| 2 | Ezzidin Hassan Elmabrouk Aboadla, Sheroz1Khan, Mohamed Hadi Habaebi, TeddyGunawan, Belal Ahmed Hamidah, MajdeeTohtayong. "Selective Harmonics Eliminationtechnique in single phase unipolar H-bridgeinverter", 2016 IEEE Student Conference onResearch and Development (SCOReD), 2016Publication | | | | | |
| 3 | docplaye | er.net | | | 1 % | |
| 4 | Yungtael voltage f techniqu | k Jang, M.M. Jov eedforward har e with nonlinea | vanovic. "A ner rmonic-injectio ir gain control | w input- on for | <1% | |

single-switch, three-phase, DCM boost

rectifiers", APEC '99. Fourteenth Annual Applied Power Electronics Conference and Exposition. 1999 Conference Proceedings (Cat. No.99CH36285), 1999 Publication

5 Mostafa El Ouariachi, Tarik Mrabti, Khalil Kassmi, Kamal Kassmi. "Design and realization of a single-phase inverter with numerical control based on an Atmega32", 2017 14th International Multi-Conference on Systems, Signals & Devices (SSD), 2017 Publication

snebulos.mit.edu <1% 6 Internet Source Submitted to University of Nevada, Las Vegas <1% 7 Student Paper www.thales-cryogenics.com <1% 8 Internet Source Submitted to Rajarambapu Institute of <1% 9 Technology Student Paper www.ajol.info <1% 10 Internet Source <**1** % minds.wisconsin.edu 11 Internet Source www.omicsonline.org 12

Internet Source
| | | <1% |
|----|--|------|
| 13 | Submitted to University of Greenwich Student Paper | <1% |
| 14 | WWW.COURSEHERO.COM | <1 % |
| 15 | WWW.X-powers.com Internet Source | <1 % |
| 16 | Avijit Goswami, Sachin Kanetkar. "Thermoelectrics in cryogenic cooling", 2020 IEEE 22nd Electronics Packaging Technology Conference (EPTC), 2020 Publication | <1 % |
| 17 | www.prioria.com | <1% |
| 18 | Laura Becerra-Fajardo, Marc Oliver Krob, Jesus Minguillon, Camila Rodrigues et al. "Floating EMG Sensors and Stimulators Wirelessly Powered and Operated by Volume Conduction for Networked Neuroprosthetics", Cold Spring Harbor Laboratory, 2022 Publication | <1 % |
| 19 | Submitted to University of Technology, Sydney Student Paper | <1% |

| | | <1% |
|----|--|------|
| 21 | ebin.pub Internet Source | <1 % |
| 22 | Submitted to Liverpool John Moores University Student Paper | <1 % |
| 23 | www.ijesrt.com Internet Source | <1 % |
| 24 | www.ilovemycarbondioxide.com | <1 % |
| 25 | www.freepatentsonline.com | <1 % |
| 26 | Patel, Darshan, R. Saravanakumar, K. K. Ray, and R. Ramesh. "Design and implementation of three level CHB inverter with phase shifted SPWM using TMS320F24PQ", India International Conference on Power Electronics 2010 (IICPE2010), 2011. Publication | <1% |
| 27 | circuitdigest.com Internet Source | <1 % |
| 28 | H.S. Athab, D.DC. Lu. "Simple controller for single-phase power factor correction rectifier", IET Power Electronics, 2010 Publication | <1 % |

| 29 | Marilyn Wolf. "Filters, Signal Generators, and Detectors", Elsevier BV, 2019 Publication | <1 % |
|----|---|------|
| 30 | Power Electronics, 2015. Publication | <1% |
| 31 | Willems, D., T. Benschop, W. v. d. Groep, J. Mullié, H. v. d. Weijden, M. Tops, Gabor F. Fulop, and Paul R. Norton. "", Infrared Technology and Applications XXXV, 2009. Publication | <1% |
| 32 | vtechworks.lib.vt.edu Internet Source | <1% |
| 33 | Submitted to University of Newcastle upon Tyne Student Paper | <1% |
| 34 | en.wikipedia.org Internet Source | <1% |
| 35 | epdf.pub Internet Source | <1% |
| 36 | sucra.repo.nii.ac.jp | <1% |
| 37 | Ezzidin Hassan Elmabrouk Aboadla, Sheroz Khan, Mohamed Hadi Habaebi, Teddy Gunawan, Belal Ahmed Hamidah, Majdee Tohtayong. "Modulation Optimization Effect on Total Harmonic Distortion of Single Phase | <1 % |

H-Bridge Inverter Based Selective Harmonics Elimination Technique", 2016 International Conference on Computer and Communication Engineering (ICCCE), 2016 Publication

| 38 | FS. Kang, SJ. Park, M.H. Lee, CU. Kim. "An Efficient Multilevel-Synthesis Approach and Its Application to a 27-Level Inverter", IEEE Transactions on Industrial Electronics, 2005 Publication | < 1 % |
|----|---|--------------|
| | | |

<1%

<1 %

<1%

M. Murali, Arulmozhiyal Arulmozhiyal, P
Sundaramoorthy. "A Design and Analysis of
Voltage Source Inverters for Renewable
Energy Applications", TELKOMNIKA
Indonesian Journal of Electrical Engineering,
2014
Publication

| 40 Green Energy and Technology, 2014. <1 | 40 | Green Energy and Technology, 2014. Publication | <1 % |
|--|----|---|------|
|--|----|---|------|

- 41 Yungtaek Jang, M.M. Jovanovic. "A new inputvoltage feedforward harmonic-injection technique with nonlinear gain control for single-switch, three-phase, DCM boost rectifiers", IEEE Transactions on Power Electronics, 2000 Publication
- 42 "The Proceedings of 11th Asia-Oceania Symposium on Fire Science and Technology",

Springer Science and Business Media LLC, 2020 Publication

Exclude quotes Off Exclude bibliography Off Exclude matches Off



RV Educational Institutions[®] RV College of Engineering

Autonomous Institution Affiliated to Visvesvaraya Technological University, Belagavi Approved by AICTE, New Delhi, Accredited By NAAC, Bengaluru And NBA, New Delhi

Go, change the world

Major Project: Phase-II Report

on

DESIGN AND IMPLEMENTATION OF FUZZY LOGIC CONTROLLER FOR SPEED CONTROL OF BLDC MOTOR

18MPE41

Submitted by SHREELAKSHMI N USN: 1RV20EPE14

Under the Guidance

of

Suresha C Assistant Professor Electrical & Electronics Engg. Dept. RV College of Engineering[®] Bengaluru – 560059

Kappala Venkateswarlu Manager, R&D Ampere Electric Vehicles Pvt Ltd Bengaluru – 560045

Submitted in partial fulfillment of the requirements for the award of degree of

MASTER OF TECHNOLOGY in POWER ELECTRONICS

DEPARTMENT OF ELECTRICAL AND ELECTRONICS ENGINEERING



2021-22

RV COLLEGE OF ENGINEERING®

Bengaluru - 560059 (Autonomous Institution Affiliated to Visvesvaraya Technological University, Belagavi)



CERTIFICATE

Certified that the project work titled "Design and Implementation of Fuzzy Logic Controller for Speed Control of BLDC Motor" carried out by Shreelakshmi N, USN: 1RV20EPE14, a bonafide student of RV College of Engineering®, Bengaluru in partial fulfilment for the award of Master of Technology in Power Electronics of RV College of Engineering[®], Bengaluru, affiliated to Visvesvaraya Technological University, Belagavi, during the year 2021-22. It is certified that all corrections/suggestions indicated for internal assessment have been incorporated in the report deposited in the departmental library. The project report has been approved as it satisfies the academic requirement in respect of project work prescribed for the said degree.

Assistant Professor, Department of EEE, RVCE, Bengaluru - 59

Name of the Examiners

Head of Department, Department of EEE,

Prof. C&. Boggaluru - 59 Department Electrical & Electronics Engineering R.V. College of Engineering Bengaluru-560 059

Dr. K. N. Subramanya Principal, RVCE, Bengaluru - 59

PRINCIPAL RV COLLEGE OF ENGINEERING BENGALURU - 560 059

Signature with Date

RV COLLEGE OF ENGINEERING®,

(Autonomous Institution affiliated to Visvesvaraya Technological University, Belagavi)

DEPARTMENT OF ELECTRICAL AND ELECTRONICS ENGINEERING

Bengaluru- 560059

DECLARATION

I. Shreelakshmi N, student of fourth semester M.Tech in Power Electronics, Department of Electrical and Electronics Engineering, RV College of Engineering®, Bengaluru declare that the project titled "Design and Implementation of Fuzzy Logic Controller for Speed Control of BLDC Motor", has been carried out by me. It has been submitted in partial fulfilment of the course requirements for the award of degree in Master of Technology in Power Electronics of RV College of Engineering®, Bengaluru, affiliated to Visvesvaraya Technological University, Belagavi, during the academic year 2021-22. The matter embodied in this report has not been submitted to any other university or institution for the award of any other degree or diploma.

Date of Submission: 18 7 22

Student Name: Shreelakshmi N USN: 1RV20EPE14 Department of Electrical and Electronics Engineering RV College of Engineering[®], Bengaluru-560059



Internship Completion Certificate

29th Jun 2022

TO WHOMSOEVER IT MAY CONCERN

This certificate is being awarded to Ms. Shreelakshmi N (USN: 1RV20EPE14), a student pursuing an M.Tech in Power Electronics from **R.V. College of Engineering** has done her internship with our Research and Development Department, Bangalore from the 1st of September 2021 to the 30th of June 2022.

Her Project Title is "Design and Implementation of Fuzzy Logic Controller for Speed Control of BLDC Motor" and has completed the project under the guidance of Kappala Venkateswarlu, R&D.

During the tenure of the internship at Ampere, her conduct, character, and interest to learn were found good.

We wish her all the best in her future endeavors.

Thanks & regards,

crip

Vithal Acharya Head – Human Resources Greaves Electric Mobility Pvt Ltd

ACKNOWLEDGEMENT

Any achievement, be it scholastic or otherwise does not depend solely on the individual efforts but on the guidance, encouragement and cooperation of intellectuals, elders and friends. A number of personalities, in their own capacities have helped me in carrying out this project titled, "Design and Implementation of Fuzzy Logic Controller for Speed Control of BLDC Motor". I would like to take this opportunity to thank them all.

I would like to thank my internal guide **Suresha** C, Assistant Professor, Department of Electrical and Electronics Engineering, for the guidance, encouragement, timely support, and constant inspiration to me during this period.

I would like to thank **Dr. S G Srivani**, Professor, Head of department and Associate Dean, P.G. studies, Department of Electrical and Electronics Engineering, for her patience, valuable guidance, suggestions, advice and assistance throughout this project. She has been a constant and regular source of encouragement to me during this period.

I would like to express my thanks to **Dr. Rudranna Nandihalli**, Professor and Head of the department (Retired), Department of Electrical and Electronics Engineering, RVCE, Bengaluru, for his motivation and constant support throughout this project.

I owe my deepest gratitude to **Dr. K N Subramanya**, Principal, RVCE, Bengaluru, for his support towards completion of this project.

I would like to thank my external guide **Kappala Venkateswarlu**, Manager, Department of Advance Engineering, R&D Ampere Electric for the guidance, encouragement, support, and suggestions during the work.

I would like to thank all the faculty members and non-teaching staff of the Department of Electrical and Electronics Engineering, RVCE for their constant support.

I am thankful to my family for their constant support and encouragement throughout my life. I thank all my friends for their valuable suggestions to improve the project.

Shreelakshmi N Power Electronics Department of Electrical and Electronics Engineering RV College of Engineering[®], Bengaluru-59

ABSTRACT

According to a recent survey globally, the number of Electric Vehicles (EVs) sold are increasing gradually indicating the likeliness among people to buy and use EVs daily. The selection of right electric motor and its controller is very important. The various advantages of Brush Less DC (BLDC) motors including noiseless operation, a longer lifespan, improved speed torque characteristics, and a higher speed range make it more feasible in automotive industries. In classical control techniques, obtaining the solution of mathematical models is tedious and valid for linear systems only. Modern control techniques including Artificial Intelligence (AI) and Fuzzy Logic (FL) are gaining importance and lot of research is being conducted. A rule- based FL controller seems to be a better approach for the control of BLDC motors as it increases the performance of the drive system by using linguistic variables.

The project deals with controlling the speed of the motor using the Fuzzy Logic Controller (FLC). The speed of the BLDC motor is initialized and by using hall effect sensors, the actual speed of the BLDC motor is sensed. If the actual speed and the set speed of the motor are same, then PWM pulses are generated directly and is fed to the 3-phase inverter for speed control. If the actual speed and the set speed are not same, then the error and change in error are estimated and fed as input to the FLC. FLC processes these inputs with the rule base table and generates the input to regulate the duty cycle of the PWM pulses, fed to the 3-phase inverter for speed control. The designed controller, that is based on the Mamdani Inference System with triangular membership functions and 49 rules, a switching frequency of 1 KHz, and reference speed of 1500 rpm, is simulated using MATLAB/Simulink. The results are compared with the PI, PID Controller, and a hardware prototype is implemented using an Arduino Uno Controller, IR sensor and the Electronic Speed Controller (ESC) by taking small drone BLDC motor.

From the results of the simulation, it is observed that the BLDC motor reaches its reference speed with a settling time, rising time, and overshoot of 2.801ms, 3.309ms, and 2.577 percent, respectively, using FLC and 4.228, 3.010, and 5.851 percent, respectively, in PI controller. So, in terms of overshoot and settling time, the fuzzy logic controller performs better than the PI Controller, however, it appears that the PI Controller performs better in terms of rising time.

LIST OF PUBLICATIONS

Publication Type

Publication Details

Journal

Shreelakshmi N, Suresha C "Closed Loop Control of BLDC Motor Using Fuzzy Logic Controller ", Journal of Emerging Technologies and Innovative Research, Volume 9 Issue 6, June-2022



TABLE OF CONTENTS

| Acknow | wledgement | i | |
|----------|------------------------------|-----|--|
| Abstract | | | |
| List of | List of Publications ii | | |
| Table o | of Contents | iv | |
| List of | Figures | vii | |
| List of | Tables | ix | |
| Glossa | ry | ix | |
| Chapte | r1 ivchapa | | |
| Introdu | iction | | |
| 1.1 | Overview | 2 | |
| 1.2 | Specific Details | 2 | |
| 1.3 | Literature Survey | 3 | |
| 1.4 | Motivation | 5 | |
| 1.5 | Problem Statement | 5 | |
| 1.6 | Objectives | 5 | |
| 1.7 | Organization of Thesis | 6 | |
| | | | |
| Chapte | er 2 | | |
| BLDC | Motor and Control Techniques | | |
| | | | |
| 2.1 | BLDC Motor | 7 | |
| | 2.1.1 Construction | 7 | |
| | 2.1.2 Operating Principle | 8 | |
| 2.2 | Control Techniques | 10 | |
| | 2.2.1 Trapezoidal Control | 10 | |
| | 2.2.2 Sinusoidal Control | 11 | |
| | 2.2.3 Field Oriented Control | 11 | |
| 2.3 | Controllers | 12 | |
| | 2.3.1 PI Controller | 12 | |
| | 2.3.2 PID Controller | 13 | |
| | 2.3.3 FL Controller | 14 | |
| 2.4 | Summary | 16 | |

Chapter 3

Methodology and Block Diagram

| 3.1 | Methodology | 17 |
|-----|---------------|----|
| 3.2 | Block Diagram | 19 |
| 3.3 | Summary | 20 |

Chapter 4

| Specif | fications & Design | |
|--------|--|-----|
| 4.1 | Specifications | 21 |
| 4.2 | Selection of Components | 21 |
| 4.3 | FLC Design | 24 |
| 4.4 | Summary | 27 |
| | | 2.1 |
| Chapt | ter 5 | |
| Simul | ation and H <mark>ardwar</mark> e Implementation | - |
| 5.1 | Simulation Analysis | 28 |
| | 5.1.1 BLDC Motor Model | 28 |
| | 5.1.2 Decoder | 30 |
| | 5.1.3 Communication Block | 31 |
| | 5.1.4 FLC Block | 31 |
| | 5.1.5 Inverter | 34 |
| 5.2 | Implementation | 34 |
| 5.3 | Summary | 36 |
| | | |
| Chapt | ter 6 | |
| Result | ts & Discussions | |
| 6.1 | Simulation Results | 37 |
| 6.2 | Comparative Analysis | 41 |
| 6.3 | Hardware Results | 42 |
| 6.4 | Summary | 42 |

v

Chapter 7

Conclusion & Future Scope

7.1 Conclusion





LIST OF FIGURES

| Figure No | Figure name | Page no. |
|-----------|---|----------|
| 2.1 | Construction of BLDC Motor | 07 |
| 2.2 | Back EMF and Hall Sensor Waveform | 09 |
| 2.3 | The Current Waveforms in the Trapezoidal Control | 10 |
| 2.4 | Block Diagram of Sinusoidal Control Scheme | 11 |
| 2.5 | Block Diagram of FOC Scheme | 12 |
| 2.6 | Block Diagram of PI Controller | 13 |
| 2.7 | Block Diagram of PID Controller | 13 |
| 2.8 | Block Diagram of FLC | 14 |
| 2.9 | Triangular Membership Function | 15 |
| 2.10 | Trapezoidal Membership Function | 15 |
| 3.1 | Flowchart for the Methodology of Proposed Controller | 17 |
| 3.2 | Methodology of Proposed Work | 19 |
| 3.3 | Block Diagram of FLC for Speed Control of BLDC Motor | 19 |
| 4.1 | Arduino UNO with its Pinout | 24 |
| 5.1 | Simulation Model of the Proposed Work | 28 |
| 5.2 | BLDC Motor Model | 29 |
| 5.3 | Parameters Set for the Motor | 29 |
| 5.4 | Decoder Block of the Simulation Model | 30 |
| 5.5 | Commutation Logic Block of the Simulation Model | 31 |
| 5.6 | Membership Functions for Error Input and Change in Error Input | 32 |
| 5.7 | Membership Function for Output | 32 |
| 5.8 | Rule Editor for the Proposed Work | 33 |
| 5.9 | Surface View of the Proposed Work | 33 |
| 5.10 | Simulation Model of the Inverter Circuit | 34 |
| 5.11 | Schematic of the Proposed Work | 35 |
| 5.12 | PCB Layout of the Proposed Work | 36 |
| 5.13 | Hardware Prototype | 36 |
| 6.1 | Speed Response of the FLC | 37 |
| 6.2 | Stator Current Waveforms | 38 |

| 6.3 | Back EMF Waveforms | 38 |
|-----|--------------------------------------|----|
| 6.4 | Torque Response of BLDC Motor | 39 |
| 6.5 | Gating Signals Given to the Inverter | 39 |
| 6.6 | Speed Reference to the Controller | 40 |
| 6.7 | Speed Response of the Controller | 40 |
| 6.8 | Speed Response of PI, PID and FLC | 41 |



LIST OF TABLES

| Sl.no | Table name | Page no. |
|-------|--|----------|
| 2.1 | Switching Pattern for Motor Rotation | 09 |
| 4.1 | Specifications of BLDC motor and FLC | 21 |
| 4.2 | Linguistic Variables for Error Input | 25 |
| 4.3 | Linguistic Variables for Change in Error | 25 |
| 4.4 | Linguistic Variables for Output | 26 |
| 4.5 | The Fuzzy Rule Base | 27 |
| 5.1 | Truth Table Implemented Using Decoder Module | 30 |
| 5.2 | Truth Table for Commutation Logic | 31 |
| 6.1 | Comparison of Operating Conditions | 41 |
| 6.2 | Speed Response of Hardware Prototype | 42 |
| | | |

GLOSSARY

| AC | Alternating Current |
|------|------------------------------|
| AI | Artificial Intelligence |
| ANN | Artificial Neural Network |
| AQI | Air Quality Index |
| BLDC | Brush Less Direct Current |
| BMS | Battery Management System |
| DC | Direct Current |
| EV | Electric Vehicle |
| FIS | Fuzzy Inference System |
| FLC | Fuzzy Logic Controller |
| PMSM | Permanent Magnet Synchronous |
| PWM | Pulse Width Modulation |
| VR | Variable Reluctance |
| | |

Chapter 1

INTRODUCTION

Energy, environment, and health have been the three major problems in recent years. While the use of fossil fuels is escalating quickly, their supplies are rapidly running out. This has a negative influence on the ecology as well as the depletion of natural fuels.[1]-[3]

According to a World Health Organization (WHO) assessment, 91% of people worldwide reside in areas with pollution levels that are much higher than the defined threshold. Since the Air Quality Index (AQI) numbers are steadily increasing at densely populated areas one may categorise the impact of air pollution on personal health. As a result, incorporating new technologies to cut down on emissions has emerged as a key automotive technology trend.[4]-[9] The first step towards green transportation is hybrid vehicles. However, these vehicles do not totally reduce CO₂ emissions. As an alternative, pure Electric Vehicle (EV) technology has shown to be the possible solution in reducing overall emission and low energy usage without damaging the health of both the environment and human life. As a result, EV technology is emerging as one of the most attractive choices for energy saving and pollution reduction.[2]-[14]

The core components of the EV's power train are the motor that is used to propel the vehicle, motor controller, battery, Battery Management System (BMS) and the power electronics converters. The selection of right electric motor for the EV application is very essential. There are various types of motors used in EV applications like DC motor, Induction motor, Switched Reluctance Motor, Brush Less Direct Current (BLDC) motor etc.[14]-[17] The BLDCM have various advantages like noiseless operation, longer life, better speed torque characteristics, higher speed range and hence used in many applications like automobile industries, home appliances, Aircraft, computers, robots and many more.[3][4]

Over the past few decades, control applications have been using traditional controllers like P, PI, and PID. The limitations of conventional controllers, such PI and PID, include their incapacity to operate in non-linear circumstances that arise in daily life. [23]-[28]

M.Tech (Power Electronics), EEE Dept., RVCE Bengaluru

The suggested study focuses on using an advanced control technology, like Fuzzy Logic Controller (FLC), to regulate the speed of a BLDC motor in order to overcome the conventional controller limitations to increase the performance, inability to operate in the non-linear circumstances .[29]-[33]

1.1 Overview

A motor controller is primarily an electronic module that links between the battery pack and the motor to manage the speed and acceleration of an electric vehicle depending on throttle input.

The inverter circuit power the BLDC motor and the speed of the motor is controlled by controlling the supply voltage given to the motor. At the beginning the motor speed is initialised, and the actual speed of the motor is detected using sensors. If the actual and set speeds of the motor are the same, pulse width modulation (PWM) pulses are generated using the PWM generator and supplied to the 3-phase inverter for speed control. If the actual and set speeds differ, the error and change in error are calculated and sent to the FLC as input. FLC processes these inputs using a specified rule base table and generates a controlled output to regulate the motor's speed by suppling the required supply voltage via the inverter circuit. The controlled output is used to generate the PWM pulses of the required duty cycle to control the motor speed. Analysis of this circuit is carried out using the MATLAB Simulink and a hardware prototype is fabricated.

1.2 Specific Details

The FLC controller is designed with two input variables and one output variable. The error (i.e., the difference between the actual and set speed) and change in error (i.e., the difference between the previous and current error) are the two inputs. With triangular membership functions, error input and change in error have 7 membership values, and the degree of membership function is obtained using the triangular rule. The range of error and change in error for the input is -5 to +5, and -1 to +1 for the output. The rule base, that consists of 49 rules, is employed.

To obtain the regulated output, a Mamdani-based Fuzzy Inference System (FIS) is used with the AND operator and the defuzzification is done using the weighted average approach. The BLDC motor with 4Poles pairs, Stator Resistance of 10.91 Ohms, Stator Inductance of 30.01mH, Inertia of motor is taken as $2x10^{-4}$ kgm², back EMF of 120° . This regulated output controls a supply voltage of 132V. The MATLAB Simulink software is used to simulate this FLC controller for controlling the speed of a BLDC motor.

1.3 Literature Survey

The growth of human civilisation in the twenty-first century is hampered by two key challenges: energy and the environment. In recent years, energy costs have continued to rise, volatility has become more severe, public opinion on environmental protection has risen, applicable rules and regulations are more stringent, and "energy conservation" and "emission reduction" has become an urgent practical concern.[1]-[3]

As a result, using new technologies to cut down on energy use and emissions has become a key area of focus for the automotive industry. The hybrid electric vehicles and electric vehicles are the most appropriate solutions to the problem. Hybrid electric vehicles, without a question, aid in lowering fuel consumption and emissions, but pure electric vehicles prove to be superior and are seen to be the most promising solution. As a result, for the past several years, the automobile industry has identified EVs as its primary focus of study.[4]-[8]

The motor and motor controller are the two most important components of an electric vehicle power train. The selection of the motor is critical and needs to be done with care in order to optimise the vehicle's performance. DC motors, induction motors, BLDC motors, PMSMs (Permanent Magnet Synchronous Motor), and other types of motors are used in present day EVs. Compared to DC motors, the BLDC motor has a better power density, higher torque, lower operating and mechanical noise, no electromagnetic interference, and high efficiency. As a result, this motor is the most often used for EV applications.[9]-[11]

Because of the limited number of parameters to be set, traditional controllers such as P, PI, and PID have been employed for control applications for decades. It is necessary to know the exact mathematical model of the system or the response of the system in order to develop these controllers, however in reality, systems are discovered to be nonlinear and complicated.[12]-[16] New control techniques such as Artificial Intelligence (AI) and FLC are gaining prominence, and much research is being conducted to address nonlinear events that occur in real time. FLCs provide the following benefits over traditional controllers: they are less expensive to create, cover a broader variety of operating situations, and are more easily adaptable in natural language concepts. Hence a rule based FLC appears to be a better technique for controlling BLDC motors in EV applications.[17]-[20]

Fuzzy logic is a type of logic that uses "degree of truth" to calculate rather than the standard "true or false" (1 or 0) Boolean logic. It is a very successful control system since it offers the optimum solutions for its applications. Fuzzy logic is a subset of Boolean logic that deals with partial truth and provide exact answers from approximate knowledge.[21]-[25]

A FLC is a rule-based controller that has four key components: fuzzification, inference engine, rule base/database, and defuzzification. The Mamdani fuzzy inference system and the Takagi-Sugeno-Kang fuzzy inference system are two types of fuzzy inference systems.[26]-[27]

BLDCM speed control is possible in sensor-based and sensor-less modes. Hall-Effect position sensors, optical position sensors, and electromagnetic variable reluctance (VR) sensors are frequently employed in sensor-based techniques to determine the position of the rotor. The most commonly utilised of them are Hall-Effect sensors. Techniques for sensor-less control, such as the Back-EMF method, magnetic flux linkage method, and inductive approach, implicitly sense the location of the rotor by employing the motor voltages or currents and the back-EMF approach is most frequently preferred. Despite many advantages of sensor less technique it has many disadvantages like it is more complicated, consumes more computational time and requires processors with large amount of memory. Hence the sensor-based techniques are more preferable in the low speed and variable load conditions.[28]-[30]

The vector control, pulse width modulation (PWM) control, hysteresis current control, etc. are some of the several algorithms used to regulate the speed of the BLDC motors. However, from a safety perspective, the drive train controller needs to be robust. Because of its simplicity and robust nature PWM control is the most effective and widely used technology.[30][32]

Typically, the terminal voltage of the BLDCM, that is supplied by a voltage source inverter (VSI), determines the speed of the device. In the PWM method, switching signals from the VSI are multiplied by a high frequency chopper signal with a predetermined duty cycle. Therefore, by adjusting the duty cycle of the inverter's switching pulses, the output voltage may be changed. In this study, the duty cycle of the PWM signals is controlled using an FLC controller.[33]-[35]

This paper illustrates the simulation of FLC using MATLAB. MATLAB Simulink has a feature to simulate the fuzzy logic using Fuzzy Logic Toolbox. FLC must first be designed using the FIS editor before being transferred to the workspace. Then, in the modelling of a BLDC motor drive, the Simulink environment offers a direct connection to the FLC via the MATLAB Workspace.[36]

1.4 Motivation

The motor and its controller are critical components in the design and development of an electric vehicle. The advantages of BLDC motors over AC induction motors, such as their small size, ease of speed control, high specific power, and thermal efficiency, make them more practical for automotive applications. The FLC is chosen over other traditional controllers because of its several advantages, including

- FLC is simple to use and takes less time to design because it does not involve complex mathematical equations.
- FLC has the ability to simulate nonlinear situations in real time.
- Using FLC in combination with traditional controllers enhances efficiency further.

1.5 Problem Statement

To design and implement the Fuzzy Logic based controller for a BLDC motor and compare the simulation results of the FLC with a traditional PI, PID controller, as well as to check the FLC's operation for speed variations throughout the period of a drive cycle.

1.6 Objectives

The main objective of the project is to design and implement a Fuzzy Logic based controller for speed control of BLDC motor through these steps

- To design the fuzzy logic-based controller for the speed control of BLDC motor.
- To simulate and analyse the FLC.
- To analyse the behaviour of FLC for different drive cycle.
- To compare the simulation results obtained using PID controller and fuzzy logic controller.
- Implementation of FLC based controller for speed control of BLDC.

1.7 Organization of Thesis

The project report consists of total seven chapters. An introduction to each phase in developing the work is listed as follows.

Chapter- 1: Consists of a literature survey that was carried out to understand the different types of controllers and their drawbacks and the advantages of FLC. It includes the problem definition, objectives of the project, motivation behind carrying out this project.

Chapter- 2: Consists of the basic concepts of the BLDC motor including construction, operating principle and the controllers used to control the BLDC motor.

Chapter -3: Consists of the block diagram, methodology and flow of the proposed work in detail.

Chapter- 4: Involves the design of the FLC for the speed control of the BLDC motor and the specifications of the motor and the FLC used for the simulation sre described.

Chapter-5: Consists of the simulation analysis of the proposed work , hardware components used for the implementation and the hardware implementation is depicted.

Chapter-6: Discusses about the simulation results obtained, the comparative analysis of the conventional PI and PID controller and the hardware implementation results.

Chapter -7: includes the overall conclusion drawn from the project and the future works that can be carried out.

Followed by References consisting of list of papers referred for understanding and analysing the project work.

M.Tech (Power Electronics), EEE Dept., RVCE Bengaluru

Chapter 2

BLDC MOTOR AND CONTROL TECHNIQUES

The chapter provides overall basic concepts required to carry out the project work. Chapter includes the introduction to BLDC motors, construction, operating principle, and some controllers used to control the BLDC motors.

2.1 BLDC Motor

Motors are devices that transform electrical energy into mechanical energy in general. Most electric motors operate through the interaction between the motor's magnetic field and winding currents to generate force in the form of rotation. Electric motors are powered by either direct current (DC) or alternating current (AC) sources.[7]

The BLDC motor is a three-phase synchronous motor with permanent magnets on the rotor rather than a commutator or brushes.[7] As the name implies BLDC motors do not contain brushes or commutators and the role of the brushes is replaced by an electronic control or a drive circuit that rotates the motor.[8]

2.1.1 Construction

A BLDC motor, like any other electric motor, is made up of a stator and a rotor. Permanent magnets are mounted on the rotor of a BLDC motor, and the stator is wound with a specified number of poles.[7]. Figure 2.1 depicts the construction of BLDC. motor.





2.1.1.1 Stator

A BLDC motor's stator is made of stacked steel laminations with windings positioned in slots axially cut along the inner perimeter. Traditionally, the stator is similar to that of an induction motor; however, the windings are placed differently. Most BLDC motors have three stator windings coupled in a star pattern. Each of these windings is made up of several coils that are joined to make a winding.[7], [9]

2.1.1.2 Rotor

The rotor is comprised of permanent magnets and have two to eight pole pairs with alternate North (N) and South (S) poles. The magnetic material used to manufacture the rotor is selected based on the desired magnetic field density in the rotor. Permanent magnets are usually made with ferrite magnets but rare earth alloys such as Neodymium (Nd), Samarium Cobalt (SmCo), and the alloy of Neodymium, Ferrite, and Boron (NdFeB) are increasing prominence as technology progresses.[10]

2.1.1.3 Hall Sensors

The commutation of a BLDC motor is regulated electronically, as compared to a brushed DC motor. The stator windings must be activated in a certain order to rotate the BLDC motor. It is necessary to understand the rotor position in order to determine that winding is energised after the energising procedure. The location of the rotor is determined via Hall effect sensors integrated in the stator.[10]

2.1.2 Operating Principle

BLDC motor works on the principle similar to that of a conventional DC motor, i.e., the Lorentz force law states that whenever a current carrying conductor placed in a magnetic field it experiences a force.[9] As a consequence of reaction force, the magnet experiences an equal and opposite force. In case BLDC motor, the current carrying conductor is stationary while the permanent magnet moves.[10]

Hall sensors are used by the BLDC motor to determine the location of the rotor. For location data, three sensors H_A , H_B , and H_C are needed. Six potential valid commutation sequences are obtained with three sensors. One of the Hall sensors changes its states every 60 electrical degrees of rotation. An electrical cycle is therefore completed in six phases. The motor's switching pattern for clockwise rotation with the hall sensor signals and the back EMF is shown in Table 2.1.[11]

| Sequence | HA | HB | Hc | Active | EMF A | EMF B | EMF C |
|----------|----|----|------|----------|-------|-------|-------|
| | | | | Switches | | | |
| 1 | 0 | 0 | 1 | S4, S5 | 0 | -1 | 1 |
| 2 | 0 | 1 | 0 | S2, S3 | -1 | 1 | 0 |
| 3 | 0 | 1 | 1 | S2, S5 | -1 | 0 | 1 |
| 4 | 1 | 0 | 0 | S1, S6 | 1 | 0 | -1 |
| 5 | 1 | 0 | (911 | S1, S4 | S | -1 | 0 |
| 6 | 15 | 01 | 0 | S3, S6 | 0 | | -1 |

Table 2.1 Switching Pattern for Motor Rotation [12]

Figure 2.2 shows the Back EMF and the hall sensor waveforms for the different operating conditions of the switches and the Hall sensor signals.



Figure 2.2 Back EMF and Hall Sensor Waveforms [11]

There are several brushless motor control methods available today. They are broadly categorised into three groups: Trapezoidal, Sinusoidal, and Field Oriented Control.

2.2.1 Trapezoidal Control

One of the simplest and common methods for controlling Brushless DC motors (BLDC) is Trapezoidal Control and it is also known as Square-wave control. Square-wave control uses Hall sensor or sensor less estimation algorithm to obtain the position of the motor rotor, and then commutates six times in the 360° electrical cycle according to the position of the rotor (commutate per 60°). The current waveform for each winding is therefore a staircase from zero, to positive, to zero, and then to negative current as shown in Figure 2.3.



Figure 2.3 The Current Waveforms in the Trapezoidal Control

Advantages of square-wave control include: simple control algorithm, low hardware cost, and higher motor speed is obtained by using ordinary controller. Disadvantage of square-wave control include: large torque ripple, a certain current noise, efficiency is not up to the maximum. Square-wave control is suitable for occasions of motor rotation performance is not very high.[17]

M.Tech (Power Electronics), EEE Dept., RVCE Bengaluru

2.2.2 Sinusoidal Control

The principle of Sinusoidal Control is to drive all the three motor windings with three currents that vary smoothly and sinusoidally as the motor rotates. This requires modulation of the three winding currents such that the resulting space vector is always in the quadrature direction with respect to the rotor and has constant magnitude. In order to achieve this, accurate measurement of rotor position is required and is provided by Resolver or Quadrature Pulse Encoders. Since the windings are star connected, the current in one of the windings is the negative sum of the currents in the other two windings. Hence, this scheme requires a current control loop for the first two windings. Figure 2.4 shows the typical block diagram of a sinusoidal control scheme.[14]



Figure 2.4 Block Diagram of Sinusoidal Control Scheme [36]

2.2.3 Field Oriented Control

FOC control is regarded as an upgraded sine wave control, it realizes the control of current vector, namely realizing the vector control of motor's stator magnetic field This control scheme revolves around Clarke and Park Transformations, and their inverse. By applying these transformations, the 3Φ currents of the stator into the rotating frame of the rotor. By using Clarke Transformation, three-phase quantities are translated from the three-phase reference frame to the two-axis orthogonal stationary reference. However, the quantities are still in a stationary reference frame while the rotor reference frame is constantly rotating. Park's Transformation converts these quantities into an

orthogonal reference frame consisting of the direct and quadrature axis. Figure 2.5 shows the block diagram of the Field Oriented Control.[16]



Figure 2.5 Block Diagram of FOC [36]

Advantages of FOC control include: small torque ripple, high efficiency, low noise and fast dynamic response. Disadvantages include: high hardware cost, higher requirement for the controller performance, and motor parameters need to be matched.[15]

2.3 Controllers

A controller circuit is critical for improving the performance of BLDC motors. For this, several controller circuits and algorithms are used. A few of them include P controllers, PI controllers, PID controllers, fuzzy logic controllers, fuzzy PID controllers, Artificial Neural Network (ANN) based controllers, etc.[7]

2.3.1 PI Controller

It is a type of controller that uses proportional and integral control operations. Using the gain Kp, the P controller generates an output that is proportionate to the current error value. High proportional gain causes the system to become unstable. To make the system stable, integral action comes into the action. It lacks the ability to forecast potential system problems because it cannot reduce rise time and eliminate oscillations. Figure 2.6 depicts the block diagram of PI Controller.[11]



Figure 2.6 Block Diagram of PI Controller

The mathematical equation of PI controller is as shown

Here m(t) is the PI output, e(t) is the error, k_p and k_i are the proportional and the integral gain respectively.

2.3.2 PID Controller

To prevent oscillations and overshoot in the system's output response, the derivative gain component is added to the PI controller in the PID controller. Three terms a proportional, integral, and derivative term are added together to form the output. The controller provides great stability, no oscillations, quick response times, and zero steady error. Figure 2.7 represents the block diagram of PID controller.[11]



Figure 2.7 Block Diagram of PID Controller

The mathematical equation of PI controller is as shown

$$c(t) = kp \ e(t) + ki \ \int e(t) + kd \ \frac{d}{dt} \ e(t) \ \dots \ (2.2)$$

Here c(t) is the PID output, k_p is the proportional gain, k_i is the integral gain and k_d is the derivative gain.

2.3.3 Fuzzy Logic Controller

Complicated mathematical models and complex mathematical equations are needed for conventional controls. On the other hand, a fuzzy logic controller doesn't require complex mathematical modelling to cater the non-linearities. Operational laws in fuzzy logic controllers are expressed in linguistic words as alternative to mathematical formulae. There are numerous sophisticated controllers exist that are difficult to design. Fuzzy logic is therefore preferable for nonlinear controllers since it is simpler and much more feasible. Figure 2.8 represents the block diagram of the FLC.[20]-[22]



Figure 2.8 Block Diagram of FLC [13]

2.3.3.1 Fuzzification

The method of "fuzzification" involves transforming the controller's input values from crisp to fuzzy or linguistic variables based on membership functions. The selection of the state variables (also known as input variables) and control variables (also known as output variables) is the most crucial stage in the fuzzification. There are various membership function types, including gaussian, triangular, and trapezoidal. Figure 2.9, Figure 2.10 shows the representation of triangular and trapezoidal membership function respectively.[13]-[15]



Figure 2.10 Trapezoidal Membership Function [15]

2.3.3.2 Inference Engine

The fuzzy output is produced by the inference engine by applying the inference rules to the fuzzy input. In particular, the inference rules are used to assess linguistic values and map them to a fuzzy set, it then needs to be defuzzified to become a crisp value. Mamdani and Sugeno approach are the two types of inference systems. These guidelines may be derived from prior information, observations, and experiences. The fundamental components of each fuzzy inference rule are if-then statements and linguistic variables. The verbal input serves as the antecedent in the if-then rules, and the linguistic output serves as the consequence and is dependent on the input.[13][16]

2.3.3.3 Defuzzification

The output of the inference system is in the form of fuzzy variables. The defuzzification is required to convert the fuzzy output into the defuzzified or the crisp output. Some of the types of defuzzification methods are Centroid method, weighted average method, height method etc [15]

2.4 Summary

This chapter discussed the BLDC motor theory, its construction and operating principle, control techniques and various controllers like PI, PID and FLC. Particularly the block diagram of FLC and the basic structure that shows the different steps of the process like fuzzification, inference and the defuzzification process is illustrated.



Chapter 3

METHODOLOGY AND BLOCK DIAGRAM

The chapter gives a comprehensive overview of the FLC's project methodology and briefly explains the block diagram of the proposed work, process flow for the simulation.

3.1 Methodology

A BLDC motor is driven by voltage coupled by rotor position. The rotor position is measured using Hall sensors. By varying the voltage across the motor, the speed of the motor is controlled. The PWM is used to control the six switches of the three-phase bridge, variation of the motor voltage is obtained by varying the duty cycle of the PWM signal. The speed and torque of the motor depend on the strength of the magnetic field generated by the energized windings of the motor, it depends on the current through them. Hence adjusting the rotor voltage and current changes motor speed. Commutation ensures only proper rotation of the rotor.

Figure 3.1 represents the flowchart for the methodology of the proposed control technique.





The motor speed depends on the amplitude of the applied voltage. This is adjusted using PWM technique. The required speed is controlled by a speed controller. This is implemented as a advanced Fuzzy Logic controller. The difference between the actual and required speeds is given as input to the controller. Based on this data FLC controls the duty cycle of the PWM pulses that correspond to the voltage amplitude required to maintain the desired speed. When using PWM outputs to control the six switches of the three-phase bridge, variation of the motor voltage is achieved easily by changing the duty cycle of the PWM signal.

The process is initiated by setting the BLDC motor's required speed (set speed), and the sensor is used to determine the motor's actual speed. Then the system compares the set speed and the actual speed of the motor. If the motor's set speed and actual speed are the same, the PWM generator provides the pulses required for the inverter to supply the necessary amount of power to the BLDC motor.

The FLC receives two inputs - the error and the change in error of the speed if the motor's actual speed and the set speed are not the same. The error and the change in error is calculated using the equations as shown

Error = Set speed - Actual Speed

Change in Error = Previous Error - Present Error

The FLC takes these two as the input and the fuzzification process converts these two crisp inputs into the fuzzy or the linguistic variables based on membership functions. The membership function used here is the triangular membership function.

The fuzzy input from the fuzzification step gets processed in the fuzzy inference system and the inference rules are used to assess linguistic values and map them to a fuzzy set. The Mamdani based fuzzy inference system is used in the proposed work.

The output of the inference system is in the form of fuzzy variables. The defuzzification is required to convert the fuzzy output into the defuzzified or the crisp output. The weighted average method of defuzzification is used in the proposed work.

Based on these concepts the fuzzy logic controller for speed control of BLDC motor is designed. Steps involved in the development and implementation of proposed system as shown in Figure 3.2.


Figure 3.2 Methodology of Proposed Work

- Literature Survey A detailed literature survey is carried out for selecting required topology of the controller and the FLC is selected.
- Design The FLC controller is designed by using Mamdani Fuzzy Inference System and triangular membership functions and the weighted average method of defuzzification is adopted.
- Simulation and Hardware Implementation Speed control of BLDC motor using FLC is simulated using the MATLAB Simulink and the implementation is done using suitable components.
- Analysis of Result Analysis of the FLC controller with different speeds and for the drive cycle and the results obtained using the FLC controller is compared with the conventional PI and PID Controller.

3.2 Block Diagram

The block diagram of the FLC for the speed control of BLDC motor consisting of the BLDC motor, a sensor, commutation logic block, 3 phase inverter, PWM generator, FLC is depicted as shown in Figure 3.3.





- Sensor: The speed and rotor position of the BLDC motor are sensed by a sensor. The sensor determines the right rotor position in order to calculate the correct time to drive the motor.
- Error and change in error block: The sensed speed from the sensor and the reference speed is compared to find the error in the speed and change in error and these two parameters are fed as the input to the controller.
- FLC: The FLC takes these two as the input and the fuzzification process converts these two crisp inputs into the fuzzy or the linguistic variables based on triangular membership functions and gets processed using the Mamdani Fuzzy Inference System and the defuzzified output is generated using the weighted average method.

• PWM generator: The defuzzified output from the controller is fed to the PWM generator to generate the PWM pulses with the necessary duty cycle for a three-phase inverter.

• 3 Phase Inverter: The voltage required for the operation of the BLDC motor at the desired speed is supplied by the 3 Phase Inverter using PWM pulses from the PWM generator.

• Commutation Logic: The commutation logic block provides the rotor position for starting and for providing proper commutation sequence to turn on the power switches in the inverter bridge. Instead of commutating the armature current using brushes, electronic commutation is used and based on the rotor position, the power devices are commutated sequentially every 60 degrees.

3.3 Summary

The chapter gives the detailed information regarding the block diagram, methodology and the steps involved in the development and implementation of the speed control of BLDC motor using the FLC.

Chapter 4

SPECIFICATION AND DESIGN

This chapter discusses the specifications of the BLDC motor and the FLC used in the simulation. The FLC's design requirements and the hardware components' specifications utilised for the suggested work are shown.

4.1 Specifications

The specifications of the BLDC motor and the FLC selected for the simulation after extensive literature review are depicted in Table 4.1.

| | 9/2 |
|--|------------------|
| Table 4.1 Specifications of BLDC | c motor and FLC |
| Parameter | Value |
| FLC Type | Mamdani |
| Number Of Inputs, output | 2,1 |
| Type Of membership function used | Triangular |
| Rule Evaluation Done Using | AND(Min) |
| Defuzzification Type | Weighted Average |
| Type of Motor | BLDC |
| Back EMF area (degree) of the Motor | 120 |
| Stator Phase Resistance (Rs) of the Motor | 10.91 Ohm |
| Stator Phase Inductance (Is) of the Motor | 30.01 mH |
| Inertia in kgm ² of the Motor | 2 e-4 |
| Viscous Damping of the Motor | 1e-3 N-m-s |
| Pole Pairs | 4 |

4.2 Selection of Components

The different components utilised, together with their specifications, for the experimental prototype implementation of the recommended work are listed as follows.

Samith

4.2.1 BLDC Motor

For the suggested prototype, A2212 BLDC motor is used. It is a brushless outrunner DC motor that offers incredible performance, strength, and efficiency. The specifications of the motor are listed as follows

- Part Number –A2212
- Rating 15W
- Current Capacity: 12A/60s
- No Load Current @ 10V: 0.5A
- No. Of Cells: 2-3 Li-Poly
- Motor Dimensions: 27.5 x 30mm
- Shaft Diameter: 934;3.17mm
- Shaft diameter: 3.175mm

4.2.2 Electronic Speed Controller (ESC)

An electronic speed control (ESC) is a circuit that modifies the duty cycle or switching frequency of MOSFET to control and regulate the speed of an electric motor.

- CURRENT (A): 30A
- BEC: 3A
- Li-Poly: 2-3
- WEIGHT: 23g
- DIMENSIONS: 45 x 24 x 9 mm (LxWxH)

4.2.3 Regulator (LM7805)

The LM7805 is a three-terminal positive regulator available in the TO-220/D-PAK package used to generate the 5V supply to power the microcontroller.

- Thermal Overload Protection.
- Short Circuit Protection.
- Output Transistor Safe Operating Area Protection.
- Surface mount in TO-220/D-PAK Package.
- Vin = 35V (Absolute Max)
- Operating Temperature: 0 to 125°C

4.2.4 IR Sensor

The IR sensor is utilized to measure the motor's RPM and transmit that data to the controller.

- Vin: 3-5V
- Detection distance: 2 ~ 30cm
- Detection angle: 35 °
- Comparator chip: LM393
- Size: 3.1CM * 1.5CM

4.2.5 PCF8574

PCF8574 provides the The PCF8574 provides general-purpose remote I/O expansion via the two-wire bidirectional I2C-bus.

- Number Of Pins 16
- Vin 2.5V to 6V
- 100 kHz I2C-bus interface
- The device features an 8-bit quasi-bidirectional I/O port.
- SMD with SOIC package

4.2.6 Battery

The Lithium Polymer (LiPo) battery of 2200mAH and 11.1V is used as the DC source in the proposed work to power the BLDC motor.

- Charge Capacity (C): 2200mAh.
- Rated Voltage: 11.1V
- Exact weight: 150 160 Grams
- LxWxH: 100*20*30mm Approx.
- Discharge Rate: 25C

4.2.7 Arduino UNO

Arduino Uno is an open-source microcontroller board based on Microchip ATmega328P microcontroller. It is used as the microcontroller to implement the FLC for the proposed work. C/C++ programming language are used to programme Arduino. The Arduino Uno with its pinout is shown in Figure 4.1.



4.3 FLC Design

The FLC controller for the speed control of BLDC motor is designed using 2 inputs and one output. The two inputs are the error (E) and the change in error (CE) and the output is the controlled output (O). The input variables E and CE are obtained using the equations shown

Error (E) = Set speed - Actual Speed ------ (4.1)

Change in Error (CE) = Previous Error - Present Error - (4.2)

Error input is considered to be the triangular membership function consists of the seven linguistic variable, Positive Small (PS), Positive Medium (PM), Positive Big (PB), Zero (Z), Negative Big (NB), Negative Medium (NM), and Negative Small (NS) and ranges between -6.64 to 6.64. The degree of these membership functions is obtained using the triangular rule equation. Table 4.2 shows the linguistic variables of the error inputs and their respective ranges.

| | Error (E) | Range |
|---|-----------|-----------------|
| | NB | -6.64 to -3.338 |
| | NM | -5 to -1.667 |
| | NS | -3.338 to 0 |
| | Z | -1.667 to 1.667 |
| - | PS | 0 to 3.338 |
| | РМ | 1.667 to 5 |
| | PB | 3.338 to 6.64 |

Table 4.2 Linguistic Variables of Error input

In the same way the change in error input is also considered to be the triangular membership function with 7 linguistic variables, Positive Small (DPS), Positive Medium (DPM), Positive Big (DPB), Zero (DZ), Negative Big (DNB), Negative Medium (DNM), and Negative Small (DNS) and ranges between -6.64 to 6.64. The degree of these membership functions is obtained using the triangular rule equation. Table 4.3 shows the linguistic variables of the change in error inputs and their respective ranges.

Table 4.3 Linguistic Variables of Change in Error

| | Error (E) | Range |
|-----|-----------|-----------------|
| | DNB | -6.64 to -3.338 |
| 1 1 | DNM | -5 to -1.667 |
| | DNS | -3.338 to 0 |
| | DZ | -1.667 to 1.667 |
| | DPS | 0 to 3.338 |
| | DPM | 1.667 to 5 |
| | DPB | 3.338 to 6.64 |

The output variable is also considered to be the triangular membership function with 7 linguistic variables, Positive Small (OPS), Positive Medium (OPM), Positive Big (OPB), Zero (OZ), Negative Big (ONB), Negative Medium (ONM), and Negative Small (ONS) and ranges between -1.333 to 1.333. The degree of these membership functions is obtained using the triangular rule equation. Table 4.4 shows the linguistic variables of the output and their respective ranges.

| Output (O) | Range |
|------------|-------------------|
| ONB | -1.333 to -0.6568 |
| ONM | -1 to -0.3432 |
| ONS | -0.6568 to 0 |
| OZ | -0.3432 to 0.3288 |
| OPS | 0 to 0.6712 |
| OPM | 0.3288 to 1 |
| OPB | 0.6712 to 1.333 |

Table 4.4 Linguistic Variable of Output

The fuzzy output is produced by the inference engine by applying the inference rules to the fuzzy input. In particular, the inference rules are used to assess linguistic values and map them to a fuzzy set, that then needs to be defuzzified to become a crisp value. The Mamdani fuzzy inference system is used, and the rule evaluation is done using AND operator. The rules are fired according to the IF-THEN rules combined with the AND operator. The rule base consisting of 49 rules are as shown in the Table 4.5.

Weighted average method of defuzzification is employed to find the de-fuzzified output as shown

$$z = \frac{\sum_{i=1}^{n} (\mu i * ai)}{\sum_{i=1}^{n} \mu i} \dots (4.3)$$

Here $\boldsymbol{\mu}$ is the result of composition rules, a is the value of output.

| Error/change | DNB | DNM | DNS | Z | DPS | DPM | DPB |
|---------------|-----------|----------|----------|-----------|----------|----------|-----------|
| in error | (-5) | (-3) | (-1) | (0) | (1) | (3) | (5) |
| NB (-5) | ONB | ONB | ONB | ONB | ONM | ONS | OZ |
| | (-0.892) | (-0.887) | (-0.878) | (-0.892) | (-0.698) | (-0.416) | (-0.0047) |
| NM (-3) | ONB | ONB | ONB | ONM | ONS | OZ | OPS |
| | (-0.887) | (-0.792) | (-0.63) | (-0.584) | (-0.389) | (0.0014) | (0.414) |
| NS (-1) | ONB | ONB | ONM | ONS | OZ | OPS | OPM |
| | (-0.878) | (-0.63) | (-0.374) | (-0.193) | (0.0035) | (0.385) | (0.695) |
| Z (0) | ONB | ONM | ONS | OZ | OPS | OPM | OPB |
| | (-0.892) | (-0.584) | (-0.193) | (-0.0047) | (0.191) | (0.586) | (0.897) |
| PS (1) | ONM | ONS | OZ | OPS | OPM | OPB | OPB |
| | (-0.698) | (-0.389) | (0.0035) | (0.191) | (0.371) | (0.628) | (0.883) |
| PM (3) | ONS | OZ | OPS | OPM | OPB | OPB | OPB |
| | (0.415) | (0.0025) | (0.386) | (0.587) | (0.629) | (0.788) | (0.892) |
| PB (5) | OZ | OPS | OPM | OPB | OPB | OPB | OPB |
| | (-0.0047) | (0.414) | (0.695) | (0.897) | (0.883) | (0.892) | (0.897) |

Table 4.5 The Fuzzy Rule Base

4.4 Summary

In this chapter design of the FLC controller and the specifications of the BLDC motor and the FLC used for the simulation in MATLAB Simulink is discussed in detail.

2571-

Chapter 5

SIMULATION AND HARDWARE IMPLEMENTATION

This chapter discusses the simulation of speed control of the BLDC motor using the MATLAB Simulink. The circuit model and the hardware components used are explained in detail.

5.1 Simulation Analysis

The proposed work of speed control of BLDC motor using FLC has been simulated using the MATLAB Simulink Software. The simulation model of BLDC motor by using FLC is shown in Figure 5.1. The Simulink model consists of the BLDC motor model, Decoder, Commutation Logic Block, Inverter, FLC circuit and the reference speed block.



Figure 5.1 Simulation Model of the Proposed Work

5.1.1 BLDC Motor Model

The BLDC motor model used for the simulation to develop FLC for the outer speed and position loops is as shown in the Figure 5.2. The bus selector is used to read the data such as stator currents, back emf, hall sensor signals, speed and torque.



In the simulation of the suggested work, a BLDC motor with trapezoidal back EMF and three phase is chosen. The BLDC motors other specifications are taken as shown in the Figure 5.3

| Configuration | Parameters Advanced |
|---------------------|--|
| Machine param | eters |
| | |
| Stator phase res | istance Rs (Ohm): 10.91 |
| Stator phase ind | uctance Ls (H) 30.01e-3 |
| Machine consta | int |
| Specify: Voltag | ge Constant (V_peak L-L / krpm) |
| Voltage consta | nt: 136.1357 |
| Back EMF flat ar | ea (degrees): 120 |
| nertia, viscous (| damping, pole pairs, static friction [J(kg.m^2) F(N.m.s) p() Tf(N.m)]: [2e-4, 1e-3, 4, 0] |
| nitial conditions | [wm(rad/s) thetam(deg) ia,ib(A)]: [0,0, 0,0] |
| Rotor flux position | on when theta = 0: 90 degrees behind phase A axis (modified Park) |

Figure 5.3 Parameters Set for the Motor

5.1.2 Decoder

The hall effect sensor determines the BLDC motors rotor shaft position, and the decoder uses these data as input to produce the EMF (Electromotive Force) signals for the 120° conduction by using the combinational logic. Figure 5.4 shows the decoder block of the simulation model.



The truth table implemented using the decoder module to generate the EMF signals for 120° conduction is as shown in the Table 5.1.

| На | Hb | Нс | emf_a | emf_b | emf_c |
|----|----|----|-------|-------|-------|
| 0 | 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 71 | 0 | -1 | 1 |
| 0 | 1 | 0 | -1 | | 0 |
| 0 | 1 | 1 | -1 | 0 | 1 |
| 1 | 0 | 0 | 1 | 0 | -1 |
| 1 | 0 | 1 | 1 | -1 | 0 |
| 1 | 1 | 0 | 0 | 1 | -1 |
| 1 | 1 | 1 | 0 | 0 | 0 |

 Table 5.1 Truth Table Implemented Using Decoder Module

5.1.3 Commutation Logic Block

This block generates the commutation logic by using the EMF signals that are generated by the decoder block. Figure 5.5 depicts the commutation logic block of the simulation model.



Figure 5.5 Commutation Logic Block of the Simulation Model

The truth table for the commutation logic generated by the commutation logic module is as shown in the Table 5.2.

| emf_a | emf_b | emf_c | S1 | S2 | S3 | S 4 | S 5 | S 6 |
|-------|-------|-------|----|----|----|------------|------------|------------|
| 0 | -1 | 1 | 0 | 0 | 0 | 1 | 1 | 0 |
| -1 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 0 |
| -1 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 0 |
| 1 | 0 | -1 | 1 | 0 | 0 | 0 | 0 | 1 |
| 1 | -1 | 0 | 1 | 0 | 0 | 1 | 0 | 0 |
| 0 | 1 | -1 | 0 | 0 | 1 | 0 | 0 | 1 |

Table 5.2 Truth Table for Commutation Logic

5.1.4 FLC Block

The predefined block for analysing, creating and simulating systems based on the fuzzy logic is named as fuzzy logic tool box in MATLAB Simulink. This toolkit enables

to apply the fuzzy rules in the Fuzzy Inference system and use them to simulate the behaviour of the complicated system using a few simple logic rules.

The proposed word is executed by utilizing the MATLAB Simulink fuzzy logic tool box by considering two inputs (Error and Change in Error) and one output (Controlled Output). The input and the output are considered to be the triangular membership functions with 7 linguistic variables each as shown in the Figure 5.6 and Figure 5.7 respectively.



The rule base for the proposed work is defined using the rule editor that helps in constructing the rule statements by graphical rule editor interface. It consists of 49 IF – THEN rules connected by the AND operator. The rule editor for proposed work in MATLAB is as shown in the Figure 5.8.

 \times

承 Rule Editor: final

File Edit View Options

| 1. If (Error is NB) and 2. If (Error is NB) and 3. If (Error is NB) and 4. If (Error is NB) and 5. If (Error is NB) and 6. If (Error is NB) and 7. If (Error is NB) and 8. If (Error is NM) an 9. If (Error is NM) an 10. If (Error is NM) an 11. If (Error is NM) a | d (derr is NB) then (output is NB) (1) d (derr is NM) then (output is NB) (1) d (derr is NS) then (output is NB) (1) d (derr is ZE) then (output is NB) (1) d (derr is PS) then (output is NM) (1) d (derr is PM) then (output is NS) (1) d (derr is PB) then (output is ZE) (1) id (derr is NB) then (output is NB) (1) ind (derr is NS) then (output is NB) (1) ind (derr is ZE) then (output is NB) (1) ind (derr is ZE) then (output is NB) (1) | I |
|--|---|---|
| If Error is NM NS ZE PS PM PS PM not | and derr is NB NM NS ZE PS PM PM | Then output is NM NS ZE PS PM PM |
| Connection or and FIS Name: final | Weight: 1 Delete rule Add rule Change rule He | lp Close |

Figure 5.8 Rule Editor for the Proposed Work

The surface viewer generates the three-dimensional output surface of your FIS. The surface viewer corresponding to the present work is as shown in the Figure 5.9.



Figure 5.9 Surface Viewer for the Proposed Work

5.1.5 Inverter

The inverter output is used to power the BLDC motor in the proposed work. The duty cycle of the PWM switching signal decides the average supply voltage to the motor in turn the speed. The value of the duty cycle is decided by the controlled output from the FLC. The simulation model of the inverter circuit with the PWM generator is shown in the Figure 5.10. The frequency of the PWM generator is 1KHz with a sample time of 50μ seconds.



5.2 Implementation

In this section, details of the hardware are presented for experimental validation of the suggested controller technique to regulate the speed of the BLDC motor, schematic and the PCB layout is explained.

The power required by the BLDC motor is supplied by the LiPO battery through the ESC. The required speed of the motor is entered by the user through the keypad that is connected from Pin 15 to 19 of the microcontroller. The IR sensor is used to sense the RPM of the motor and display the current speed on the LED Display. The PCF8574 connected to the SCL and SDL pin of the controller used as the remote input/output expander.

The input from the IR sensor is compared with the reference input speed in the Arduino and the error is generated if the speed is not same. The fuzzy code written on the controller processes the input and generate the PWM output. This PWM output is used to control the supply voltage to the motor by controlling duty cycle or switching frequency of MOSFET present in the ESC and hence the speed is controlled by controlling the average voltage supplied to the BLDC Motor.

The schematic representation and the PCB layout of the proposed work is as shown in the Figure 5.11 and 5.12 respectively.



Figure 5.11 Schematic of the Proposed Work.



Figure 5.12 PCB Layout of the Proposed Work

The hardware prototype of FLC for speed control of BLDC motor using the Arduino Uno controller, BLDC motor, IR sensor for the closed loop operation, ESC and the Lipo battery to power the motor is as shown in the Figure 5.13



Figure 5.13 Hardware Prototype

5.3 Summary

The simulation of the FLC for speed control of BLDC motor using MATLAB SIMULINK was explained in this chapter. The chapter also describes schematics, PCB layout and the hardware implementation of the work.

Chapter 6

RESULTS AND DISCUSSION

In this chapter the simulation and the hardware results of the BLDC motor speed control using FLC is discussed with its waveforms and results.

6.1 Simulation Results

Chapter 5 presented the simulation circuit of the BLDC motor speed control using FLC with its specifications. The results observed from the circuits are explained. Figure 6.1 shows the speed response of the controller with reference speed 1500rpm the speed response reaches peak value at 3.309ms and reaches a steady state at 2.801ms with the overshoot of 2.577%.



Figure 6.1 Speed Response of the FLC

Figure 6.2 depicts the stator currents, and Figure 6.3 represents the back emf of the motor. It is observed that the stator currents are quasi sinusoidal in nature and are displaced by 120 ° because BLDC motor uses six step commutation. The back emf waveforms confirms that the back emf is trapezoidal and are displaced by 120 °.



Figure 6.3 Back EMF Waveforms

Figure 6.4 represents the torque response of the BLDC motor with FLC. The torque of the motor reaches to 2.5Nm with a rise time of 292.644 ns with a overshoot of 0.385%. The motor torque reaches to the value of 0.7 Nm and settles at the same torque with the settling time of 0.035s.

M.Tech (Power Electronics), EEE Dept., RVCE Bengaluru



Figure 6.5 depicts the gating signals given to the inverter circuit obtained using the decoder and the commutation logic circuit. It is observed from the figure that the BLDC motor uses six-step commutation, and the inverter is operating in the 120° Conduction mode. From the figure it is observed that at any instant only two devices are conducting because each device conducts at only 120°.



Figure 6.5 Gating Signals Given to the Inverter

To evaluate the performance of the designed controller for the continuous variation in the speed the simulation is done by giving the urban fleet Battery Electric Vehicle (BEV) drive cycle as the input reference speed. A drive cycle is a velocity time profile that reflects a particular type of vehicles driving characteristics in real world driving situation. The information used to create the simulated driving cycle is taken from the project Cross-border Mobility for Electric Vehicles (CROME).

Figure 6.6 represents the speed reference for the drive cycle of the urban fleet BEV for the time duration of 680seconds consisting of 7 micro trips. It is observed from the results shown in Figure 6.7 the speed response of the FLC follows the reference speed with the slight difference of 2 rpm to 15 rpm at different point of time.





6.2 Comparative Analysis

The performance of the FLC controller is compared with the conventional PI, PID controller. The speed response BLDC motor with a PI, PID, and FLC controller is shown in Figure 6.8. The PI controller is tuned with $K_P = 0.8$, $K_I = 0.02$. PID controller gain values are $K_P = 0.0101$, $K_I = 0.082$, $K_D = 0.00026$.



Figure 6.8 Speed Response of PI, PID and FLC

The motor reaches the speed of 1500 rpm in all considered controllers with different rising time, settling time and stability as indicated in Table 6.1.

| Controller | Preshoot In % | Overshoot in | Undershoot | Settling | Rise Time |
|------------|---------------|--------------|------------|----------|-----------|
| | | % | in % | Time in | in ms |
| | | | | ms | |
| PI | 0.532 | 5.851 | 1.998 | 4.228 | 3.010 |
| FLC | 0.515 | 2.577 | 1.997 | 2.801 | 3.309 |
| PID | 0.505 | -1.516 | 2.595 | 95.549 | 3.061 |

Table 6.1 Comparison of Operating Conditions

From the Table 6.1 it is observed that the FLC controller is better in terms of the overshoot, undershoot and the settling time but the PI controller gives the better result in terms of the rise time.

6.3 Hardware Results

The prototype of the FLC controller to control the speed of BLDC motor is implemented by using the Arduino UNO and the IR sensor for the closed loop operation. The speed response of the controller for different speed responses are tabulated in the Table 6.2.

| Reference Speed in RPM | Output Speed in RPM (Experimental) |
|---------------------------|---------------------------------------|
| 3000 | 3064 |
| 3100 | 3121 |
| 3200 | 3282 |
| 3300 | 3384 |

Table 6.2 Speed Response of the Hardware Prototype

From the Table 6.2 it is observed that the use of the IR sensor and the ESC for the closed loop operation as an alternative to the hall sensors and the inverter circuit resulted in some variation in the speed response of the implemented controller.

6.4 Summary

The simulation of the designed circuit is performed and the waveforms for the same are obtained. The designed component mounted on the PCB and the hardware implementation is carried out. The readings for the circuit are noted.

Chapter 7

CONCLUSION AND FUTURE SCOPE

According to a recent survey globally, the number of EVs sold are increasing gradually, indicating likeliness among people to buy and use EVs daily. The motor and motor controller are the two most crucial parts of electric vehicle power train. For an EV application, it is important to choose the appropriate electric motor and controller. The BLDC motor is used in this work due to the numerous benefits described in the literature.

There are various types of the control techniques available to the motor and these are mainly classified as Classical control techniques and Advance control technique. In classical control techniques, obtaining the solution of mathematical models is tedious and valid for linear systems only. In these systems, variations in setpoint and dynamic load conditions cannot be applied in controlling EVs efficiently, leading to its reduced performance. Therefore, here in this project the advanced control technique like FLC is adopted for the speed control of the BLDC motor to cater for the disadvantages of the classical controllers and to cater for the non-linear situations that arise in the real time.

7.1 Conclusion

- The simulation of the speed control of the BLDC motor using the FLC is simulated using the MATLAB Simulink software by utilising the Fuzzy Logic Toolbox. The simulation results obtained using the FLC is compared with the conventional PI, PID controller.
- The BLDC motor reaches its reference speed with the settling time and rise time of 2.801ms, 3.309ms and overshoot of 2.577% that is 4.228, 3.010 and 5.851% respectively in PI controller. Hence the fuzzy logic controller is better than the PI Controller in terms of overshoot and settling time, but the PI controller seems to be better in terms of the rise time.
- To know the performance of the FLC with the drive cycle the simulation is performed in the MATLAB Simulink by considering the fleet BEV urban drive cycle. From the results it is observed that the output speed follows the reference with a minute variation.

2021-22

7.2 Future Scope

There is scope for future improvement of the FLC in controlling the speed of the BLDC motor. They are as listed below

- The performance can be further optimised by integrating the FLC and PI controllers or by using the neuro-fuzzy controllers.
- Speed Control using the sensor less technique can be combined with the advance control technique for increasing the performance and economy of the controller.
- The microcontroller can be further studied for controlling speed using DSP based or FPGA based or TI2000 controllers.



REFERENCES

[1] X. Zhou *et al.*, "The current research on electric vehicle," *Proc. 28th Chinese Control Decis. Conf. CCDC 2016*, no. 50877053, pp. 5190–5194, 2016, doi: 10.1109/CCDC.2016.7531925.

[2] S. G. Selvakumar, "Electric and Hybrid Vehicles - A Comprehensive Overview," 2021 IEEE 2nd Int.
 Conf. Electr. Power Energy Syst. ICEPES 2021, pp. 1–6, 2021, doi: 10.1109/ICEPES52894.2021.9699557.

[3] S. Gopal, "Analysis of Different Types of Motors for the Use in Electric Vehicles," *Int. Res. J. Eng. Technol.*, no. June, pp. 5247–5251, 2020, [Online]. Available: www.irjet.net

[4] T. A. Zarma, A. A. Galadima, and M. A. Aminu, "Review of Motors for Electrical Vehicles," J. Sci. Res. Reports, pp. 1–6, 2019, doi: 10.9734/jsrr/2019/v24i630170.

[5] R. Shanmugasundram, K. Muhammad Zakariah, and N. Yadaiah, "Implementation and performance analysis of digital controllers for brushless DC motor drives," *IEEE/ASME Trans. Mechatronics*, vol. 19, no. 1, pp. 213–224, 2014, doi: 10.1109/TMECH.2012.2226469.

[6] D. Gowda, P. Dharme, S. Todkar, C. Desai, T. Patil, and S. Khot, "A Review on the Methods of Speed Control of Brushless D.C. Motor - A Comparative Study," *Int. J. Res. Eng. Sci. Manag.*, vol. 3, no. 9, pp. 83–85, 2020, doi: 10.47607/ijresm.2020.293.

[7] J. Kuruvilla, B. George, K. Deepu, P. T. Gokul, and M. Jose, "Speed Control of BLDC Motor Using FPGA," vol. 5, no. 213, pp. 2488–2493, 2015.

[8] S. Amuthameena and S. Monisa, "Design of fuzzy logic controller for a non-linear system," *Proc.* - 2017 IEEE Int. Conf. Electr. Instrum. Commun. Eng. ICEICE 2017, vol. 2017-Decem, pp. 1–7, 2017, doi: 10.1109/ICEICE.2017.8191844.

[9] P. Kalaivani and S. J. C, "a Review on Control Techniques for Brushless Dc (Bldc) Motors," vol. 9, no. 4, pp. 7–21, 2020.

[10] A. Pasha and S. P. Atti, "Comparative Study of Sensor and Sensor Less Control of Three Phase VSI Fed PMBLDC Motor Drive for EV Application .," pp. 579–584, 2019.

[11] A. Tashakori and M. Ektesabi, "Comparison of different PWM switching modes of BLDC motor as drive train of electric vehicles," *World Acad. Sci. Eng.* ..., vol. 6, no. 7, pp. 594–600, 2012, [Online]. Available: http://www.waset.org/publications/10432

[12] Prof. Harsha P. Pawar, Chavan Neha Sarjerao, Shinde Ashwini Balaku, and Chavan Yugandhara Subhash, "Speed Control of Induction Motor using PWM Technique," *Int. J. Eng. Res.*, vol. V4, no. 04, 2015, doi: 10.17577/ijertv4is040251.

[13] F. Auliansyah, Sutedjo, O. Asrarul Qudsi, and I. Ferdiansyah, "Controlling speed of brushless dc motor by using fuzzy logic controller," Proc. - 2020 Int. Semin. Appl. Technol. Inf. Commun. IT

Challenges Sustain. Scalability, Secur. Age Digit. Disruption, iSemantic 2020, no. 1, pp. 298–304, 2020, doi: 10.1109/iSemantic50169.2020.9234290.

[14] C.-L. Xia, "Speed Control for BLDC Motor Drives" Perm. Magn. Brushless DC Mot. Drives Control., no. March, pp. 83–126, 2012, doi: 10.1002/9781118188347.ch4.

[15] A. Usman and B. S. Rajpurohit, "Speed control of a BLDC Motor using Fuzzy Logic Controller," *1st IEEE Int. Conf. Power Electron. Intell. Control Energy Syst. ICPEICES* 2016, 2017, doi: 10.1109/ICPEICES.2016.7853304.

[16] M. Çunkaş and O. Aydoğdu, "Realization of fuzzy logic controlled brushless DC motor drives using Matlab/Simulink," *Math. Comput. Appl.*, vol. 15, no. 2, pp. 218–229, 2010, doi: 10.3390/mca15020218.

[17] J. A. Mullick, "Fuzzy Controller for Speed Control of BLDC motor using MATLAB," *Int. Res. J. Eng. Technol.*, vol. 04, no. 02, pp. 1270–1274, 2017, [Online]. Available: https://irjet.net/archives/V4/i2/IRJET-V4I2248.pdf

[18] R. H. Rushiya, "A Review: Modelling of Permanent Magnet Brushless DC Motor Drive," *Int. J. Appl. or Innov. Eng. Manag.*, vol. 2013, no. Ratmig, pp. 0–6, 2013.

[19] LAVITRY, RISER, FOURNY, and CAMPAN, "Myasthénie guérie par l'ablation d'un thymus non tumoral;," *Bull. mémoires la Société*, vol. 69, no. 21–23, pp. 764–767, 1953.

[20] B. Alsayid, W. A. Salah, and Y. Alawneh, "Modelling of sensored speed control of BLDC motor using MATLAB/SIMULINK," *Int. J. Electr. Comput. Eng.*, vol. 9, no. 5, pp. 3333–3343, 2019, doi: 10.11591/ijece.v9i5.pp3333-3343.

[21] K. Sushita, "Performance and Comparative Analysis of Bldc Motor with Pi and Pid Controllers," vol. 25, no. 3, pp. 219–228, 2021.

[22] P. K. Khanke and S. D. Jain, "Comparative analysis of speed control of BLDC motor using PI, simple FLC and Fuzzy - PI controller," 2015 International Conference on Energy Systems and Applications, 2015, pp. 296-301, doi: 10.1109/ICESA.2015.7503359.

[23] G. Haçat, Y. Çetinceviz and E. Şehirli, "Speed Control of BLDC by Using Neutrosophic Fuzzy Logic Controller," 2021 Innovations in Intelligent Systems and Applications Conference (ASYU), 2021, pp. 1-5, doi: 10.1109/ASYU52992.2021.9599021.

[24] Jin Zhao and B. K. Bose, "Evaluation of membership functions for fuzzy logic controlled induction motor drive," *IEEE 2002 28th Annual Conference of the Industrial Electronics Society. IECON 02*, 2002, pp. 229-234 vol.1, doi: 10.1109/IECON.2002.1187512.

[25] B. K. Bose, "Expert system, fuzzy logic, and neural network applications in power electronics and motion control," in *Proceedings of the IEEE*, vol. 82, no. 8, pp. 1303-1323, Aug. 1994, doi: 10.1109/5.301690.

[26] B. K. Bose, "Variable frequency drives-technology and applications," *ISIE '93 - Budapest: IEEE International Symposium on Industrial Electronics Conference Proceedings*, 1993, pp. 1-18, doi: 10.1109/ISIE.1993.268822.

[27] C. Chhlonh, D. C. Riawan and H. Suryoatmojo, "Modeling and Simulation of Independent Speed Steering Control for Front In-wheel in EV Using BLDC Motor in MATLAB GUI," *2019 International Seminar on Intelligent Technology and Its Applications (ISITIA)*, 2019, pp. 270-275, doi: 10.1109/ISITIA.2019.8937199.

[28] E. A. Roy and S. B. S, "Control of BLDC Motor Driven Standalone Blower System Using Fuzzy Logic Controller," 2021 International Conference on Communication, Control and Information Sciences (ICCISc), 2021, pp. 1-7, doi: 10.1109/ICCISc52257.2021.9484913.

[29] A. Usman and B. S. Rajpurohit, "Speed control of a BLDC Motor using Fuzzy Logic Controller," 2016 IEEE 1st International Conference on Power Electronics, Intelligent Control and Energy Systems (ICPEICES), 2016, pp. 1-6, doi: 10.1109/ICPEICES.2016.7853304.

[30] M. A. H. Azman, J. M. Aris, Z. Hussain, A. A. A. Samat and A. M. Nazelan, "A comparative study of fuzzy logic controller and artificial neural network in speed control of separately excited DC motor," 2017 7th IEEE International Conference on Control System, Computing and Engineering (ICCSCE), 2017, pp. 336-341, doi: 10.1109/ICCSCE.2017.8284430.

[31] V. Khrulkov, S. Vasilchenko and S. Cherny, "Method of Implementing a Fuzzy Logic Controller by Hardware," 2020 International Multi-Conference on Industrial Engineering and Modern Technologies (FarEastCon), 2020, pp. 1-5, doi: 10.1109/FarEastCon50210.2020.9271539.

[32] Gong, Huiming & Zou, Yuan & Yang, Qingkai & Fan, Jie & Sun, Fengchun. (2018). Generation of a driving cycle for battery electric vehicles : A case study of Beijing. Energy. 150. 10.1016/j.energy.2018.02.092.

[33] N. Farah *et al.*, "A Novel Self-Tuning Fuzzy Logic Controller Based Induction Motor Drive System:
An Experimental Approach," in *IEEE Access*, vol. 7, pp. 68172-68184, 2019, doi: 10.1109/ACCESS.2019.2916087.

[34] R. Rakhmawati, Irianto and F. T. Ruwano, "Implementation of Fuzzy Logic Control for Soft-Starting Method Brushless DC Motor at Electric Bicycle," *2019 International Seminar on Application for Technology of Information and Communication (iSemantic)*, 2019, pp. 497-502, doi: 10.1109/ISEMANTIC.2019.8884281.

[35] R. Rakhmawati, F. Dwi Murdianto and M. Wildan Alim, "Soft Starting & Performance Evaluation of PI Speed Controller for Brushless DC Motor Using Three Phase Six Step Inverter," *2018 International Seminar on Application for Technology of Information and Communication*, 2018, pp. 121-126, doi: 10.1109/ISEMANTIC.2018.8549749.

M.Tech (Power Electronics), EEE Dept., RVCE Bengaluru

[36] K. S. K. Veni, N. S. Kumar and J. Gnanavadivel, "Low cost fuzzy logic based speed control of BLDC motor drives," *2017 International Conference on Advances in Electrical Technology for Green Energy (ICAETGT)*, 2017, pp. 7-12, doi: 10.1109/ICAETGT.2017.8341453.



48

APPENDIX A

BLDC Motor

A2212/13T TECHNICAL DATA



| No. of Cells: | 2 - 3 Li-Poly 6 - 10 NiCd/NiMH |
|-------------------------|-----------------------------------|
| Kv: | 1000 RPM/V |
| Max Efficiency: | 80% |
| Max Efficiency Current: | 4 - 10A (>75%) |
| No Load Current: | 0.5A @10∨ |
| Resistance: | 0.090 ohms |
| Max Current: | 13A for 60S |
| Max Watts: | 150W |
| Weight: | 52.7 g / 1.86 oz |
| Size: | 28 mm dia x 28 mm bell length |

M.Tech (Power Electronics), EEE Dept., RVCE Bengaluru

LM7805



© 2005 Fairchild Semiconductor Corporation LM78XX / LM78XXA Rev. 1.3.1 www.fairchildsemi.com



Absolute Maximum Ratings

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only. Values are at $T_A = 25^{\circ}C$ unless otherwise noted.

| Symbol | Parameter | | Value | Unit |
|------------------|--|------------------------------|--------------|------|
| VI | In a the land | V _O = 5 V to 18 V | 35 | - v |
| | Input voltage | V ₀ = 24 V | 40 | |
| R _{eJC} | Thermal Resistance, Junction-Case (TO-220) | | 5 | °C/W |
| R _{eJA} | Thermal Resistance, Junction-Air (TO-220) | | 65 | °C/W |
| - | Operating Temperature Range | LM78xx | -40 to +125 | °C |
| OPR | | LM78xxA | 0 to +125 | |
| T _{STG} | Storage Temperature Range | | - 65 to +150 | °C |

© 2005 Fairchild Semiconductor Corporation LM78XX / LM78XXA Rev. 1.3.1

Arduino UNO



Arduino® UNO R3

4.6 Board Recovery

All Arduino boards have a built-in bootloader which allows flashing the board via USB. In case a sketch locks up the processor and the board is not reachable anymore via USB it is possible to enter bootloader mode by double-tapping the reset button right after power up.

5 Connector Pinouts



Pinout

Arduino® UNO R3

Modified: 08/07/2022

M.Tech (Power Electronics), EEE Dept., RVCE Bengaluru

8/13

$\mathbf{\Theta}$

Arduino® UNO R3

5.1 JANALOG

| Pin | Function | Туре | Description |
|-----|----------|------------------|---|
| 1 | NC | NC | Not connected |
| 2 | IOREF | IOREF | Reference for digital logic V - connected to 5V |
| 3 | Reset | Reset | Reset |
| 4 | +3V3 | Power | +3V3 Power Rail |
| 5 | +5V | Power | +5V Power Rail |
| 6 | GND | Power | Ground |
| 7 | GND | Power | Ground |
| 8 | VIN | Power | Voltage Input |
| 9 | A0 | Analog/GPIO | Analog input 0 /GPIO |
| 10 | A1 | Analog/GPIO | Analog input 1 /GPIO |
| 11 | A2 | Analog/GPIO | Analog input 2 /GPIO |
| 12 | A3 | Analog/GPIO | Analog input 3 /GPIO |
| 13 | A4/SDA | Analog input/I2C | Analog input 4/I2C Data line |
| 14 | A5/SCL | Analog input/I2C | Analog input 5/I2C Clock line |

5.2 JDIGITAL

| Pin | Function | Туре | Description |
|-----|----------|--------------|--|
| 1 | D0 | Digital/GPIO | Digital pin 0/GPIO |
| 2 | D1 | Digital/GPIO | Digital pin 1/GPIO |
| 3 | D2 | Digital/GPIO | Digital pin 2/GPIO |
| 4 | D3 | Digital/GPIO | Digital pin 3/GPIO |
| 5 | D4 | Digital/GPIO | Digital pin 4/GPIO |
| 6 | D5 | Digital/GPIO | Digital pin 5/GPIO |
| 7 | D6 | Digital/GPIO | Digital pin 6/GPIO |
| 8 | D7 | Digital/GPIO | Digital pin 7/GPIO |
| 9 | D8 | Digital/GPIO | Digital pin 8/GPIO |
| 10 | D9 | Digital/GPIO | Digital pin 9/GPIO |
| 11 | SS | Digital | SPI Chip Select |
| 12 | MOSI | Digital | SPI1 Main Out Secondary In |
| 13 | MISO | Digital | SPI Main In Secondary Out |
| 14 | SCK | Digital | SPI serial clock output |
| 15 | GND | Power | Ground |
| 16 | AREF | Digital | Analog reference voltage |
| 17 | A4/SD4 | Digital | Analog input 4/I2C Data line (duplicated) |
| 18 | A5/SD5 | Digital | Analog input 5/I2C Clock line (duplicated) |

9/13

Arduino® UNO R3

Modified: 08/07/2022




Closed Loop Control of BLDC Motor Using Fuzzy Logic Controller

¹Shreelakshmi N, ²Suresha C ¹M.Tech Student, ²Assistant Professor ¹²Department of Electrical and Electronics Engineering ¹R V College of Engineering, Bengaluru, India

Abstract: The growth of human civilization in the twenty-first century is hampered by two key challenges: energy and the environment. In recent years, energy costs have continued to rise, volatility has become more severe, public opinion on environmental protection has risen, applicable rules and regulations are more stringent, and "energy conservation" and "emission reduction" has become an urgent practical concern. As a result, utilizing new technology to reduce energy consumption and emission has become an urgent practical concern. As a result, utilizing new technology to reduce energy consumption and emission has become an important direction of automobile technology development, with pure EVs achieving zero emissions and low energy consumption, there is no doubt that they have become one of the most appealing solutions for energy savings and emission reduction. Hence EVs have been identified as the automobile industry's key trend in recent years. Small size, easier speed control, noiseless operation, high specific power and reduced thermal losses of Brush Less DC(BLOC) motor compared to the induction motor makes it more feasible in automotive industries. Most industrial applications employ conventional controllers to regulate the speed of BLDC motors, although it produces poor results in non-linear situations. To cater for nonlinear situations, that arise in real time, modern control techniques including Artificial Intelligence (AI) and Fuzzy Logic (FL) are gaining importance and lot of research is being conducted. A rule- based FL controller seems to be a better approach for the control of BLDC motors for EV applications as it increases the performance of drive system by using linguistic variables. In this paper, the FLC, PI and PID controllers for BLDC motors are simulated using MATLAB/Simulink and the results obtained from them are being presented in a tabular format.

Index Terms - Electric Vehicles, Fuzzy Logic Controller, Closed Loop Control, Classical controller, Rule base, Fuzzification, Defuzzification.

I. INTRODUCTION

The two key issues in recent years are energy and the environment. The reserves of fossil fuels are rapidly depleting, while usage of fossil fuels is rapidly growing. This has resulted in the depletion of fossil fuels as well as an adverse impact on the ecosystem. The growing number of internal-combustion vehicles that utilize exhaustible conventional fuels has resulted in both energy and environmental problems. As a result, several nations have adopted EVs as alternatives to traditional vehicles in order to reduce dependency on oil and air pollution created by conventional automobiles. The selection of the appropriate electric motor is critical for electric vehicles. Various types of electric motors, such as DC motors, permanent magnet motors, induction motors, switched reluctance motors, and so on, have been used in electric vehicles.

Permanent Magnet Synchronous Motors (PMSM) and Permanent Magnet Brushless Direct Current Motors or also called as Brushless Direct Current Motors (BLDCM) are the two types of the Permanent Magnet motors. PMSM are the type of Permanent Magnet Motors with sinusoidal back EMF and the BLDCM are with the trapezoidal back EMF. The rotor of BLDM is made up of Permanent Magnet and the stator comprises of windings. Each phase of this motor is powered by the AC supply from the inverter which is fed from the DC supply. As the name stipulates the BLDC motors neither have brushes nor the commutators. The functionality of the brushes used in DC motors are replaced by the electronic control or a drive circuit to rotate the motor. These motors have various advantages like noiseless operation, longer life, better speed torque characteristics, higher speed range and hence used in many applications like automobile industries, home appliances, Aircraft, computers, robots and many more.

Despite many advantages the development of electronic control algorithm is convoluted as the commutation of the motor is depended on the rotor position. The two ways used to measure the rotor position are sensored and sensor less methods. Position sensors are used in the sensored method and usually the hall effect sensors are used to measure the position of rotors in many applications. In sensor less methods back EMF measurement, high frequency signal injection etc are used to sense the rotor position of the BLDC motor. Despite many advantages of sensor less technique it has many disadvantages like it is more complicated, consumes more computational time and requires processors with large amount of memory. Hence the sensor-based techniques are more preferable in the low speed and variable load conditions.

JETIR2206838 Journal of Emerging Technologies and Innovative Research (JETIR) www.jetir.org i304

www.jetir.org (ISSN-2349-5162)

The closed loop control techniques are broadly classified into conventional control techniques and advance control techniques. The classical controllers include the Proportional, Proportional Integral, Proportional Integral Derivative Controllers. Fuzzy Logic based Controllers (FLC), Artificial Neural Network based controllers (ANN), Fuzzy-ANN based controllers are few of the examples of advanced control techniques. This paper deals with the comparative study of the classical control techniques (PI, PID) with the advanced fuzzy logic-based control.

II. CLOSED LOOP SPEED CONTROL TECHNIQUES

In general terms control action of the system is depended on the output is known as closed loop control system. In closed loop speed control, the control action is depended on the output speed. In sensor based closed loop speed control, a sensor measures the speed of the motor persistently and is used as the feedback for control action. There are many advantages of closed loop control over the open loop control like robustness, reduces the sensitivity for the disturbances, stable, more accurate.

There are various types of closed loop control techniques available to generate the PWM pulses for inverter circuit to control the speed of the motor. They are broadly classified as Classical Control techniques and advanced control techniques.

2.1 Classical Control Techniques

Classical control techniques are the most fundamental methodology which uses Proportional(P), Proportional Integral (PI), Proportional Integral Derivative (PID) type of controllers. These are considered as the base of the control techniques. These controllers are considered as the industry's most basic controllers for controlling linear systems and are the foundation of control theory.

2.2 Advanced Control Techniques

The advance Control techniques include the category of controllers like intelligent controllers, predictive control, Fuzzy Logic Controllers (FLC) etc. To cater for nonlinear situations, that arise in real time, modern control techniques including Artificial Intelligence (AI) and Fuzzy Logic (FL) are gaining importance and lot of research is being conducted. A rule- based FL controller seems to be a better approach for the control of BLDC motors for EV applications as it increases the performance of drive system by using linguistic variables.

III. FUZZY LOGIC CONTROLLER

Fuzzy logic controller is a control system, suitable for implementation on systems operated with varying values. The advantage of the controller is in the use of linguistic variables so that in design it does not require complicated mathematical equations. Several other reasons are it is easy to use, ready to model nonlinear conditions. Fig.1 shows the structure of Fuzzy Logic Controller, and it consists of fuzzification, inference engine, rule base, and defuzzification processes



FIGURE1. BLOCK DIAGRAM OF FLC

3.1 Fuzzification

The fuzzification is the process of converting the crisp input values given to the controller into the fuzzy or the linguistic variables based on the membership functions. There are several types of membership functions like triangular, trapezoidal, gaussian etc.

3.2 Rule base

The rule base consists of the set of the rules required for the fuzzification process. The rule base is usually in the IF-THEN format. The rule evaluation is done based on the rule base and it is connected with the AND or OR operator.

JETIR2206838 Journal of Emerging Technologies and Innovative Research (JETIR) <u>www.jetir.org</u> i305

M.Tech (Power Electronics), EEE Dept., RVCE Bengaluru

www.jetir.org (ISSN-2349-5162)

3.3 Inference Engine

The inference engine responsible of generating the fuzzy output by applying the inference rules to the fuzzy input. The inference rules, in particular, are used to evaluate linguistic values and map them to a fuzzy set, which requires defuzzification to be transformed into a crisp value. There are two types namely Mamdani method and Sugeno method. These rules can be based on prior experiences, observations, and expert knowledge. Each fuzzy inference rule is made up of two concepts: if-then statements and linguistic variables. The if-then rules include the antecedents and the consequence, where the antecedent is the verbal input and the consequence is the linguistic output depending on the input.

3.4 Defuzzification

The output of the inference system is in the form of fuzzy variables. To convert the fuzzy output into the defuzzified or the crisp output the defuzzification is required. Some of the types of defuzzification methods are Centroid method, weighted average method, height method etc.

IV. Methodology of Proposed Work

The methodology and flow of the proposed work is as shown in the Figure 2.



FIGURE 2. FLOW OF THE PROPOSED WORK

The project involves implementing a Fuzzy Logic Controller to regulate the speed of a BLDC motor. The BLDC motor's speed will be regulated by regulating the PWM pulses, which will control the power supplied to the motor. To begin, the required speed will be set. The sensor will determine the actual speed of the BLDC motor. For closed loop speed control, an intelligent fuzzy logic controller is used. If the actual and set speeds of the motor are the same, PWM pulses are generated and supplied to the 3-phase inverter for speed control.

If the actual speed and the motor's set speed differ, the error and change in error of the speed are computed and used as input to the FLC. The two inputs, error input and change in error, are considered to be triangle membership functions, each with seven membership values. In the fuzzification stage, these input values will be converted into linguistic variables or fuzzified values and sent into the inference engine. The values of error and change in error is calculated using the equation (1) and (2) respectively.

| Error (E) = Set Speed - Actual Speed | (1) |
|---|-----|
| Change in error (CE) = Current error – Previous error | (2) |

JETIR2206838 Journal of Emerging Technologies and Innovative Research (JETIR) www.jetir.org i306

M.Tech (Power Electronics), EEE Dept., RVCE Bengaluru

www.jetir.org (ISSN-2349-5162)

Here the Mamdani fuzzy inference system is used where the rule evaluation is done using AND operator. The rules are fired according to the IF-THEN rules combined with the AND operator. The rule base consisting of 49 rules are as shown in the Table 1

| Error/change in error | DNB | DNM | DNS | Z | DPS | DPM | DPB |
|--------------------------|-----|-----|-----|-----|-----|-----|-----|
| NB | ONB | ONB | ONB | ONB | ONM | ONS | ΟZ |
| NM | ONB | ONB | ONB | ONM | ONS | οz | OPS |
| NS | ONB | ONB | ONM | ONS | oz | OPS | OPM |
| Z | ONB | ONM | ONS | oz | OPS | OPM | OPB |
| PS | ONM | ONS | oz | OPS | OPM | OPB | OPB |
| PM | ONS | oz | OPS | OPM | OPB | OPB | OPB |
| PB | OZ | OPS | OPM | OPB | OPB | OPB | OPB |

TABLE 1. RULE BASE

Next step after the Inference is Defuzzification. Here the obtained fuzzified value is converted back into the crisp value by using the weighted average method. The weighted average method is formulated using the equation (3).

$$z = \frac{\sum_{i=1}^{n} (\mu i * ai)}{\sum_{i=1}^{n} \mu i}$$

(3)

From all these processes the controlled output will be obtained from the fuzzy logic controller. This controlled and defuzzied output will be used for the PWM generation. This PWM will be given to the Inverter in order to obtain the supply voltage required to control the speed of the BLDC Motor.

V. SIMULATION AND RESULTS

Figure 3 shows the simulation model of the speed control of BLDC motor using the Fuzzy Logic Controller. To validate the effectiveness of the controller and to compare its performance with the conventional controllers, the speed control of BLDC motor with PI, PID and FLC controller is simulated using MATLAB SIMULINK. Table.2 shows the components values considered for BLDC motor model.



FIGURE 3. SIMULATION MODEL OF FLC

TABLE 2. PARAMETERS OF BLDC MOTOR MODEL

| Parameter | Value |
|----------------------------------|------------|
| Stator Phase Resistance Rs | 10.91 |
| Stator Phase Inductance Ls | 30.01e-3 |
| Back EMF flat area in degrees | 120 |
| Inertia in kgm2 | 2 e-4 |
| Viscous Damping | le-3 N-m-s |
| Pole Pairs | 4 |

JETIR2206838 Journal of Emerging Technologies and Innovative Research (JETIR) www.jetir.org i307

www.jetir.org (ISSN-2349-5162)

As illustrated in Figure 4, the fuzzy system has two input variables: error, change in error and one output variable with triangle membership function was chosen. Each universe of discourse is divided into seven fuzzy sets such as Negative big (NB), Negative medium (NM), Negative small (NS), Zero (Z), Positive small (PS), Positive medium (PM), Positive big (PB).



The Fig 7 and Figure 8 shows the stator currents and back emf of the motor. It is observed that the stator currents are quasi sinusoidal in shape and displaced by 120°. The back EMF waveform depicts that it is displaced by 120° and of trapezoidal shape.



www.jetir.org (ISSN-2349-5162)

The speed BLDC motor with a PI, PID, and FLC controller is shown in Figure 8. The PI controller is tuned with $K_P = 0.8$, $K_I = 0.02$. PI controller gain values are $K_P = 0.0101$, $K_I = 0.082$, $K_D = 0.00026$. In all circumstances, the motor achieves a speed of 1500 rpm, although with varying rising times, settling times, and stability.



FIGURE 8. SPEED RESPONSE OF DIFFERENT CONTROLLERS

Table 3 shows the comparison of various operating conditions such as rise time, settling time, and overshoot percentage.

| Controller | Preshoot In % | Overshoot in % | Undershoot in % | Settling Time in ms | Rise Time in ms |
|------------|------------------|-------------------|--------------------|------------------------|--------------------|
| PI | 0.532 | 5.851 | 1.998 | 4.228 | 3.010 |
| FLC | 0.515 | 2.577 | 1.997 | 2.801 | 3.309 |
| PID | 0.505 | -1.516 | 2.595 | 95.549 | 3.061 |

VI. Conclusion

A Fuzzy Logic Controller based speed control of BLDC motor is presented in this paper. The results are compared with the conventional PI, PID controller. From the simulation results the BLDC motor reaches its reference speed with the settling time and rise time of 2.801ms, 3.309ms and a overshoot of 2.577% which is 4.228, 3.010 and 5.851% respectively in PI controller. Hence the fuzzy logic controller is better than the PI Controller in terms of Overshoot and settling time but the PI controller seems to be better in terms of the rise time. The performance in terms of overshoot and the settling time can be further increased by using hybrid PI-Fuzzy Controller.

REFERENCES

1

X. Zhou et al., "The current research on electric vehicle," Proc. 28th Chinese Control Decis. Conf. CCDC 2016, no. 50877053, pp. 5190–5194, 2016, doi: 10.1109/CCDC.2016.7531925.

[2] X. Sun, Z. Li, X. Wang, and C. Li, "Technology development of electric vehicles: A review," Energies, vol. 13, no. 1,

JETIR2206838 Journal of Emerging Technologies and Innovative Research (JETIR) www.jetir.org i310

M.Tech (Power Electronics), EEE Dept., RVCE Bengaluru

2019, doi: 10.3390/en13010090.

www.jetir.org (ISSN-2349-5162)

- [3] Y. Zhou, J. Lian, D. Cao, and W. Wang, "Motor controller design for hybrid electric vehicles," IEEE Reg. 10 Annu. Int. Conf. Proceedings/TENCON, pp. 1-6, 2009, doi: 10.1109/TENCON.2009.5396159.
- [4] X. D. Xue, K. W. E. Cheng, and N. C. Cheung, "Selection of electric motor drives for electric vehicles," 2008 Australas. Univ. Power Eng. Conf. AUPEC 2008, no. April 2016, 2008.
- [5] T. A. Zarma, A. A. Galadima, and M. A. Aminu, "Review of Motors for Electrical Vehicles," J. Sci. Res. Reports, pp. 1-6, 2019, doi: 10.9734/jsrr/2019/v24i630170.
- [6] R. Ramachandran, D. Ganeshaperumal, and B. Subathra, "Closed-loop Control of BLDC Motor in Electric Vehicle Applications," 2019 Int. Conf. Clean Energy Energy Effic. Electron. Circuit Sustain. Dev. INCCES 2019, 2019, doi: 10.1109/INCCES47820.2019.9167730.
- [7] R. Shanmugasundram, K. Muhammad Zakariah, and N. Yadaiah, "Implementation and performance analysis of digital controllers for brushless DC motor drives," IEEE/ASME Trans. Mechatronics, vol. 19, no. 1, pp. 213–224, 2014, doi: 10.1109/TMECH.2012.2226469.
- [8] J. C. Basilio and S. R. Matos, "Design of PI and PID controllers with transient performance specification," IEEE Trans. Educ., vol. 45, no. 4, pp. 364–370, 2002, doi: 10.1109/TE.2002.804399.
- [9] A. I. Al-Odienat and A. A. Al-Lawama, "The advantages of PID fuzzy controllers over the conventional types," Am. J. Appl. Sci., vol. 5, no. 6, pp. 653-658, 2008, doi: 10.3844/ajassp.2008.653.658.
- [10] F. Auliansyah, Sutedjo, O. Asrarul Qudsi, and I. Ferdiansyah, "Controlling speed of brushless dc motor by using fuzzy logic controller," Proc. - 2020 Int. Semin. Appl. Technol. Inf. Commun. IT Challenges Sustain. Scalability, Secur. Age Digit. Disruption, iSemantic 2020, no. 1, pp. 298-304, 2020, doi: 10.1109/iSemantic50169.2020.9234290.



JETIR2206838 Journal of Emerging Technologies and Innovative Research (JETIR) www.jetir.org i311

| An International Open Access Journal Peer-reviewed, Refereed Journal www.jetir.org editor@jetir.org An International Scholarly Indexed Journal |
|---|
| The Board of Technologies and Innovative Research (ISSN - 2340-5462) |
| Is hereby awarding this certificate to Shreelakshmi N |
| In recognition of the publication of the paper entitled Closed Loop Control of BLDC Motor Using Fuzzy Logic Controller Published In JETIR (www.ietir.org) ISSN UGC Approved (Journal No: 63975) & 7.95 Impact Factor |
| Published in Volume 9 Issue 6, June-2022 Date of Publication: 2022-06-28 |
| Packing Packing EDITOR EDITOR JETIR2206838 Research Paper Weblink http://www.jetir.org/view?paper=JETIR2206838 Registration ID : 404875 An International Scholarly Open Access Journal Indexing in All Major Database & Metadata, Citation Generator Scholar and Semantic Scholar Al-Powered Research Tool, Multilanguage Journal Indexing in All Major Database & Metadata, Citation Generator |

| Laks | hmi_Report | | |
|-------------|--|---|-------------------------------------|
| ORIGINA | LITY REPORT | | |
| 1 SIMILA | 7% 11% RITY INDEX INTERNET SOURCES | 10% PUBLICATIONS | 8% STUDENT PAPERS |
| PRIMAR | SOURCES | | |
| 1 | etd.astu.edu.et Internet Source | | 1 % |
| 2 | Submitted to Maulana A of Technology Bhopal Student Paper | Azad National Ir | astitute 1% |
| 3 | journal.journals.uob.edu Internet Source | u.bh | 1 % |
| 4 | Altan Gencer. "Analysis Controller Based on Sev Logic for Travelling Wav 2019 1st Global Power, I Communication Confere Publication | of Speed/Position reral Types of a e Ultrasonic Mo Energy and ence (GPECOM) | Fuzzy Stor", 2019 |
| 5 | T. V. Mahendiran, K. Tha improved algorithm for Brushless DC motor", 20 Conference on Current and Technology (ICCTET Publication | anushkodi. "A n speed control o 013 Internationa Trends in Engin), 2013 | ew 1 % of al eering |
| 6 | Sersc.org Internet Source | | 1 % |

| 7 | Submitted to Jawaharlal Nehru Technological University Student Paper | 1 % |
|----|--|------|
| 8 | Dutta, Victor, Subhramitra Borkakati, Terence O'Donnell, and Deepjyoti Bora. "PI-Fuzzy rule based controller for Analysis and performance evaluation of dc motor speed control", The 2nd IEEE Conference on Power Engineering and Renewable Energy (ICPERE) 2014, 2014. Publication | <1% |
| 9 | Submitted to Universiti Sains Malaysia Student Paper | <1% |
| 10 | www.aarohies.com | <1% |
| 11 | H. Moghbelli. "Speed control of a brushless DC motor drive via adaptive neuro-fuzzy controller based on emotional learning algorithm", 2005 International Conference on Electrical Machines and Systems, 2005 Publication | <1% |
| 12 | Submitted to University Tun Hussein Onn Malaysia Student Paper | <1 % |
| 13 | en.m.wikipedia.org | <1% |
| | | |

| 7 | Submitted to Jawaharlal Nehru Technological University Student Paper | 1 % |
|----|--|-----|
| 8 | Dutta, Victor, Subhramitra Borkakati, Terence O'Donnell, and Deepjyoti Bora. "PI-Fuzzy rule based controller for Analysis and performance evaluation of dc motor speed control", The 2nd IEEE Conference on Power Engineering and Renewable Energy (ICPERE) 2014, 2014. Publication | <1% |
| 9 | Submitted to Universiti Sains Malaysia | <1% |
| 10 | www.aarohies.com Internet Source | <1% |
| 11 | H. Moghbelli. "Speed control of a brushless DC motor drive via adaptive neuro-fuzzy controller based on emotional learning algorithm", 2005 International Conference on Electrical Machines and Systems, 2005 Publication | <1% |
| 12 | Submitted to University Tun Hussein Onn Malaysia Student Paper | <1% |
| 13 | en.m.wikipedia.org | <1% |
| | | |

| 24 | Advances in Industrial Control, 2006. Publication | <1% |
|----|--|-----|
| 25 | Archana Mamadapur, G Unde Mahadev. "Speed Control of BLDC Motor Using Neural Network Controller and PID Controller", 2019 2nd International Conference on Power and Embedded Drive Control (ICPEDC), 2019 Publication | <1% |
| 26 | deepbluembedded.com Internet Source | <1% |
| 27 | journals.sagepub.com Internet Source | <1% |
| 28 | www.datasheetarchive.com | <1% |
| 29 | www.ijert.org Internet Source | <1% |
| 30 | biakom.com Internet Source | <1% |
| 31 | Submitted to College of Engineering, Pune Student Paper | <1% |
| 32 | Lecture Notes in Electrical Engineering, 2016. Publication | <1% |
| 33 | Submitted to Middle East Technical University Student Paper | <1% |
| | | |

Thara Rejimon. "Probabilistic Error Modeling <1% 34 for Nano-Domain Logic Circuits", IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 01/2009 Publication <1_% <1_% Submitted to Universiti Teknologi Malaysia 35 Student Paper Submitted to University of Newcastle upon 36 Tyne Student Paper <1% Submitted to Universiti Teknikal Malaysia 37 Melaka Student Paper <1% www.sersc.org 38 Internet Source <1% escholarship.org 39 Internet Source <1% www.ijareeie.com 40 Internet Source <1% Changhong Gong, Lingxiang Xia, Xianguo Zou. 41 "Research on Electronic Control Emergency Support System of a Tracked Vehicle Engine Based on STM32", 2021 3rd International Conference on Artificial Intelligence and Advanced Manufacture, 2021 Publication

| 42 | Submitted to Coventry University Student Paper | <1% |
|----|--|-----|
| 43 | S. Ushakumari, P. S. Chandramohanan Nair, R. Sankaran. "Closed Loop Performance of a Permanent Magnet Brushless dc Motor Incorporating the Nonlinearity in Torque- Balance Equation (Transient Operation)", Electric Power Components and Systems, 2002 Publication | <1% |
| 44 | Submitted to University of Northumbria at Newcastle Student Paper | <1% |
| 45 | tudr.thapar.edu:8080 Internet Source | <1% |
| 46 | www.ijaerd.co.in Internet Source | <1% |
| 47 | N. Senthil Kumar, V. Sadasivam, M. Muruganandam. "A Low-cost Four-quadrant Chopper-fed Embedded DC Drive Using Fuzzy Controller", Electric Power Components and Systems, 2007 Publication | <1% |
| 48 | Xionghui, Xue YanBo. "The design of Brushless DC motor Back-EMF control", 2010 The 2nd Conference on Environmental Science and Information Application Technology, 2010 | <1% |

| | Publication | |
|----|--|-----|
| 49 | serialsjournals.com Internet Source | <1% |
| 50 | www.control.isy.liu.se | <1% |
| 51 | "Artificial Intelligence in Renewable Energetic Systems", Springer Science and Business Media LLC, 2018 Publication | <1% |
| 52 | "Control and Measurement Applications for Smart Grid", Springer Science and Business Media LLC, 2022 Publication | <1% |
| 53 | "ICT Analysis and Applications", Springer Science and Business Media LLC, 2021 Publication | <1% |
| 54 | 1library.net Internet Source | <1% |
| 55 | Ming Huei Chu. "The Model Following Neural Control Applied to Energy-Saving BLDC Air Conditioner System", Communications in Computer and Information Science, 2010 Publication | <1% |
| 56 | P. Sanjeevikumar, J. L. Febin Daya, Patrick Wheeler, Frede Blaabjerg, Viliam Fedak, Joseph Olorunfemi Ojo. "Wavelet transform | <1% |

M.Tech (Power Electronics), EEE Dept., RVCE Bengaluru

with fuzzy tuning based indirect field oriented speed control of three-phase induction motor drive", 2015 International Conference on Electrical Drives and Power Electronics (EDPE), 2015 Publication

| 57 | S. Rengasamy, D. Manamalli, K. C. Rajendra Prasad. "Chapter 147 Fault Detection in Electro-Mechanical Actuator System", Springer Science and Business Media LLC, 2021 Publication | <1% |
|----|--|-----|
| 58 | Sreekala P., Sivasubramanian A "Speed control of brushless DC motor with Pl and fuzzy logic controller using resonantpole inverter", ISGT2011-India, 2011 Publication | <1% |
| 59 | Submitted to University of Hertfordshire Student Paper | <1% |
| 60 | api.intechopen.com Internet Source | <1% |
| 61 | brage.bibsys.no Internet Source | <1% |
| 62 | ebhnsbqokbesv6q.certrofisio.com.br | <1% |
| 63 | www.tuinoase.be | <1% |

| 64 | U. Vinatha. "Simulation of four quadrant operation & speed control of BLDC motor on MATLAB / SIMULINK", TENCON 2008 - 2008 IEEE Region 10 Conference, 11/2008 Publication | <1% |
|----|--|-----|
| 65 | Hetal Patel, Hina Chandwani. "Simulation and experimental validation of hysteresis current control technique for speed control of brushless DC motor", IOP Conference Series: Materials Science and Engineering, 2021 Publication | <1% |

Exclude quotes Off Exclude bibliography Off Exclude matches Off



RV Educational Institutions [®] RV College of Engineering [®]

Autonomous Institution Affiliated to Visvesvaraya Technological University, Belagavi Approved by AICTE, New Delhi, Accredited By NAAC, Bengaluru And NBA, New Delhi

Major Project: Phase-II Report

on

DESIGN AND IMPLEMENTATION OF BLDC DRIVE FOR SINGLE KNEE JOINT ACTIVE EXOSKELETON 18MPE44

> Submitted by Sanjan P S 1RV20EPE12

Under the Guidance

of

Dr. Madhu B R Assistant Professor Department of Electrical and Electronics Engineering RV College of Engineering® Bengaluru-560059 Mr. Udayashankar Chief Technology Officer Dvizira Pvt Ltd Mysore - 570002

Go, change the world

Submitted in partial fulfilment for the award of degree

of MASTER OF TECHNOLOGY

in

POWER ELECTRONICS DEPARTMENT OF ELECTRICAL AND ELECTRONICS ENGINEERING



RV COLLEGE OF ENGINEERING®,

(Autonomous Institution Affiliated to Visvesvaraya Technological University, Belagavi)

DEPARTMENT OF ELECTRICAL AND ELECTRONICS ENGINEERING

Bengaluru-560059



CERTIFICATE

Certified that the project work titled "Design and Implementation of BLDC Drive for Single Knee Joint Active Exoskeleton" carried out by Sanjan P S, USN: 1RV20EPE12 a bonafide student, submitted in partial fulfilment for the award of Master of Technology in Power Electronics of RV College of Engineering[®], Bengaluru, affiliated to Visvesvaraya Technological University, Belagavi, during the year 2021-22. It is certified that all corrections/suggestions indicated for internal assessment have been incorporated in the report deposited in the departmental library. The report has been approved as it satisfies the academic requirement in respect of project work prescribed for the said degree.

Hedlut 18/7/22 Dr. Madhu BR

Assistant Professor, Department of Electrical & Electronics Engineering, RVCE, Bengaluru –59

Name of the Examiners

Head of Department, Department of Electrical & Electronics Engineering, RVCE, Bengaluru–59 Prof. & Head Department Electrical & Electronics Engineering R.V. College of Engineering Bengaluru-560 059 Subhamanyakt

Dr. K. N. Subramanya Principal, RVCE, Bongalury PAL RV COLLEGE OF ENGINEERING BENGALURU - 560 059

Signature with Date

RV COLLEGE OF ENGINEERING®,

(Autonomous Institution Affiliated to Visvesvaraya Technological University, Belagavi)

DEPARTMENT OF ELECTRICAL AND ELECTRONICS ENGINEERING Bengaluru– 560059

DECLARATION

I, Sanjan P S, student of fourth semester M.Tech in Power Electronics, Department of Electrical and Electronics, RV College of Engineering[®], Bengaluru, declare that the project titled **Design and Implementation of BLDC Drive for Single Knee Joint Active Exoskeleton**, has been carried out by me. It has been submitted in partial fulfilment for the award of degree in **Master of Technology** in **Power Electronics** of RV College of Engineering[®], Bengaluru, affiliated to Visvesvaraya Technological University, Belagavi, during the academic year **2021-22**. The matter embodied in this report has not been submitted to any other university or institution for the award of any other degree or diploma.

Date of Submission: 18/07/2022

Signature of the Studen

Student Name: Sanjan P S USN: 1RV20EPE12 Department of Electrical and Electronics Engineering, RV College of Engineering[®], Bengaluru-560059 DVIZIRA PRIVATE LIMITED Reg. office: 4310, 17th Main, 2nd Stage, K D Circle Vijaya Nagar, Mysuru, Karnataka, India – 570 017 info@dvizira.com +91 8123284943



07 July 2022

TO WHOMSOEVER IT MAY CONCERN

This is to certify that **Mr. Sanjan P S [USN:1RV20EPE12]**, student of R V College of Engineering, Bangalore, has completed the project work entitled "**Design and Implementation of BLDC Drive For Single Knee Joint Active Exoskeleton**" in partial fulfilment for the award of **Master of Technology in Power Electronics** during the time period 2021-2022 under the guidance of **Mr. Udayashankar B K** (Co-founder, CTO – Embedded Systems & Power Electronics)

During the period his conduct was good.

We wish good luck and success in his future endeavours.

For Dvizira Private Limited



Punithraj R Executive Director Dvizira Private Limited

CIN: U74999KA2016PTC098114

www.dvizira.com

<u>ACKNOWLEDGEMENT</u>

Any achievement, be it scholastic or otherwise does not depend solely on the individual efforts but on the guidance, encouragement and cooperation of intellectuals, elders and friends. A number of personalities, in their own capacities have helped me in carrying out this project titled, "Design and Implementation of BLDC Drive for Single Knee Joint Active Exoskeleton". I would like to take this opportunity to thank them all.

It is a genuine pleasure to express my deep sense of thanks and gratitude to my mentor and external guide **Mr. Udayashankar.** His dedication and keen interest above all overwhelming attitude to help me has been the main reason for me to be able to complete my work.

Firstly, I deeply express sincere gratitude to my guide **Dr Madhu B R**, Assistant Professor, Dept. of Electrical and Electronic Engineering, RVCE, Bengaluru, for her patience, valuable guidance, suggestions, advice and assistance throughout this project. She has been a constant and regular source of encouragement to me during this period.

I would like to express my thanks to **Dr. S G Srivani**, Professor, Head of the Department and Associate Dean, P.G. Studies, Department of Electrical and Electronics Engineering, for the patient guidance, encouragement, timely support and assistance during the project.

I would like to thank **Dr. Rudranna Nandihalli**, Professor and Head of the Department (Retired), Department of Electrical and Electronics Engineering, RVCE, Bengaluru for his guidance, support and direction.

I owe my deepest gratitude to **Dr. K N Subramanya**, Principal, RVCE, Bengaluru, for his support towards completion of this project.

I would like to thank all the faculty members and non-teaching staff of the Department of Electrical and Electronics Engineering, RVCE for their constant support. I am indebted to my parents for their constant support and encouragement throughout my life.

> Sanjan P S (1RV20EPE12) Power Electronics Department of Electrical and Electronics Engineering RV College of Engineering[®] Bengaluru-59

> > i

ABSTRACT

Exoskeletons are robotic extensions of a user primarily intended for performance augmentation and aid with human movement. They are complex systems that have to work in sync with the user. Active exoskeletons make use of actuators for power amplification or offsetting the effort of the user to improve endurance. Electric actuators such as BLDC motors are commonly used in this application due to their compactness and high-power density. The overall performance of the exoskeleton that make use of BLDC motors eventually depends on the type of drive scheme used. For high performance applications that demand accurate speed and position control, Field Oriented Control (FOC) scheme is best suited. A robust BLDC drive capable of speed and position control is crucial considering the safety of the user, as inaccuracies are known to cause fatigue, injuries or long-term health issues.

The work was aimed at design and implementation of speed and position control of BLDC motor using FOC scheme. The simulation model is designed using three cascaded control loops. The outer most loop is responsible for maintaining position, followed by speed control loop and finally the current control loop. A scaled down hardware prototype was designed based on open source FOC firmware implemented on a STM32F446RE and based on TI's DRV8323RS smart gate driver IC. An Arduino Uno performs the function of the main controller by sending the speed and position commands to the drive via the Controller Area Network (CAN) protocol. A CAN bus development board is used along with the Arduino for CAN capabilities and a MCP2542 CAN transceiver at the drive end to convert the differential CAN bus to the CAN protocol suitable for microcontroller. A commercially off-the-shelf BLDC motor is used along with 1:6 speed reduction. The whole system was powered by a 12V battery.

Simulation of speed and position control of BLDC motor using FOC was performed using Simulink. The proposed model is able to track the reference positions commanded without overshoots, no steady state error and is capable of reaching the set position within 0.5 seconds. The hardware implementation of the proposed BLDC drive was tested by commanding positions 4π radians and -4π radians as target positions consecutively. The drive was capable of maintaining the positional accuracy as desired by maintaining the error close to 1% at both commanded positions as desired. Motor stall test was conducted to check the behaviour of the controller and validate the functioning of the software based current limiter causing an unexpected failure of the drive due to a malfunction. A detailed root cause analysis revealed an anomaly in the high side gate signal of phase A causing the drive to malfunction.

LIST OF PUBLICATIONS

Publication Type

Publication Details

Sanjan P S, Madhu B R, "Comparative Analysis of Speed and Position Control of BLDC Motor via Field Oriented Control using SPWM and SVPWM Schemes", In International Research Journal of Engineering and Technology (IRJET), pp. 3317-3323 Vol. No. 9, Issue No.6. June 2022

Journal

TABLE OF CONTENTS

| Acknowledgement (i) | | | | |
|-------------------------------|---------------------------------------|-------|--|--|
| Abstract | | | | |
| List of Publications | | | | |
| Table of Contents (ir | | | | |
| List of Figu | ires | (vi) | | |
| List of Tab | les | (ix) | | |
| Glossary | | (ix) | | |
| Chapter 1 | a:vshana | 1-5 | | |
| Introduction | SINSING S | | | |
| 1.1 | Overview | 2 | | |
| 1.2 | Specific Details | 2 | | |
| 1.3 | Literature Review | 3 | | |
| 1.4 | Problem Definition | 4 | | |
| 1.5 | Objectives | 5 | | |
| 1.6 | Motivation | 5 | | |
| 1.7 | Organisation of the Report | 5 | | |
| Chapter 2 | | 7-16 | | |
| Active Exos | skeleton and FOC Scheme of BLDC Drive | | | |
| 2.1 | Active Exoskeleton | 7 | | |
| 2.2 | Model of BLDC Motor | 9 | | |
| 2.3 | FOC Based BLDC Drive | 11 | | |
| 2.4 | Working Principle of FOC Scheme | 12 | | |
| 2.4.1 | Mathematical Transformations | 12 | | |
| 2.4.2 | Operational Flow | 14 | | |
| 2.5 | SVPWM Generator | 14 | | |
| 2.6 | Summary | 16 | | |
| Chapter 3 | ~/////// | 17-21 | | |
| Methodology and Block Diagram | | | | |
| 3.1 | Methodology | 17 | | |
| 3.2 | Block Diagram | 18 | | |
| 3.3 | Summary | 21 | | |
| Chapter 4 22-35 | | | | |
| Specification and Design | | | | |
| 4.1 | Specifications of BLDC Drive | 22 | | |

| 4.2 | Hardware Components 2. | | | |
|--------------------------------|---|-------|--|--|
| 4.2.1 | BLDC Motor | | | |
| 4.2.2 | DRV8323RS Development Board | | | |
| 4.2.3 | Nucleo F446RE | | | |
| 4.2.4 | Angle 2 Click (MA700 Encoder) | 26 | | |
| 4.2.5 | MCP2542 Click | 27 | | |
| 4.2.6 | Arduino Uno and CAN Bus Shield | 27 | | |
| 4.3 | Firmware | 28 | | |
| 4.3.1 | Motor Control Firmware | 28 | | |
| 4.3.2 | Main Controller Firmware | 30 | | |
| 4.4 | Calculating Loop Gain | 30 | | |
| 4.5 | Mechanical Design | 32 | | |
| 4.6 | Schematic | 32 | | |
| 4.7 | Summary | 35 | | |
| Chapter 5 | | 36-41 | | |
| Simulation a | and Hardware Implementation | 30-41 | | |
| 5.1 | Simulation Analysis | 36 | | |
| 5.2 | Hardware Implementation | | | |
| 5.3 Summary | | | | |
| Chapter 6 42-56 | | | | |
| Results and | Discussion | 0 | | |
| 6.1 | Output of Loop Gain Calculation | 42 | | |
| 6.2 | Simulation Output of FOC Based BLDC Drive | 43 | | |
| 6.3 | Hardware Results | 44 | | |
| 6.4 | Root Cause Analysis | 46 | | |
| 6.4.1 | Analysis of Waveforms Using Oscilloscope | 48 | | |
| 6.5 | Summary | 56 | | |
| Chapter 7 | THIT | 57-59 | | |
| Conclusion | and Future Scope | | | |
| 7.1 | Conclusion | 57 | | |
| 7.2 | Future Scope | 58 | | |
| References and Annexures 59-61 | | | | |
| Appendix A | Datasheets | 62-74 | | |
| Appendix B | 3 Code | 75-81 | | |
| Appendix CARL Report82 | | | | |
| | | | | |

V

LIST OF FIGURES

| Fig No. | Figure Name | Page No. | | |
|-------------------|---|----------|--|--|
| 2.1 | Classification of Exoskeleton | 7 | | |
| 2.2 | Lockheed Martin's Onyx Exoskeleton BLDC Based Actuator for Exoskeleton by Maxon Inside View of the BLDC Based Actuator for Exoskeleton by Maxon Equivalent Circuit of BLDC Motor | | | |
| 2.3 | | | | |
| 2.4 | | | | |
| 2.5 | | | | |
| 2.6 | General Speed and Position Control of BLDC Motor Using FOC Scheme | | | |
| 2.7 | Combined Current Vector Representation | 13 | | |
| 2.8 | Vector Representation Using SVPWM | 15 | | |
| 2.9 | Sector 1 Representation | 15 | | |
| 3.1 | Methodology for BLDC Drive Development | 17 | | |
| 3.2 | Flowchart of the FOC Firmware | | | |
| 3.2 | Block Diagram of Exoskeleton System with BLDC Drive | 19 | | |
| 3.3 | Block Diagram of the Proposed BLDC Drive | 20 | | |
| <mark>4</mark> .1 | DYS D3548 BLDC Motor | 23 | | |
| 4.2 | Block Diagram of DRV8323RS | 24 | | |
| 4.3 | DRV8323RS Development Board | 24 | | |
| 4.4 | Block Diagram of CSD88584Q5DC | 25 | | |
| 4.5 | Schematic of the Inverter Side of the DRV8323RS Development Board | | | |
| 4.6 | Nucleo F446RE Development Board | | | |
| 4.7 | MA700 Angle to Click Module from Mikroe MCP2542 CAN Transceiver by Mikroe | | | |
| 4.8 | | | | |
| 4.9 | Arduino Uno Development Board | 27 | | |
| 4.10 | Sparkfun CAN Bus shield | 27 | | |

| 4.11 | Representation of One Stator Phase of BLDC Motor | 31 | | |
|-------------|---|----|--|--|
| 4.12 | Top View of BLDC Drive's Mechanical Setup | 33 | | |
| 4.13 | Side View of BLDC Drive's Mechanical Setup | | | |
| 4.14 | Placement Of Diametrically Magnetized Magnet Over the MA700 Encoder | | | |
| 4.15 | Main Controller Schematic | 34 | | |
| 4.16 | BLDC Drive Schematic | 34 | | |
| 5.1 | Simulation Model of Speed and Position Control of BLDC Motor Using FOC Scheme | 37 | | |
| 5.2 | Side View of Hardware Implementation Showing BLDC Motor and The Two-Stage Pulley-Based Speed Reduction Setup | 38 | | |
| 5.3 | Top View Hardware Implementation Showing BLDC Motor and The Two-Stage Pulley Based Speed Reduction Setup | 39 | | |
| 5.4 | Side View of Encoder Development Board Above Diametrically Magnetised Magnet Attached to Pulley | 39 | | |
| 5.5 | Top View of Encoder Development Board Above Diametrically Magnetised Magnet Attached to Pulley | | | |
| 5.6 | Diametrically Magnetised Magnet Placed in The Pulley | 40 | | |
| 5.7 | Motor Connection Between DRV8323RS Development Board and BLDC | 41 | | |
| 5.8 | Complete Electronics Setup | 41 | | |
| 6 .1 | Bode Plot of Current Controller Transfer Function | 42 | | |
| 6.2 | Step Response of Current Controller Transfer Function | 42 | | |
| 6.3 | Comparison Between Reference Position and Actual Position | 43 | | |
| 6.4 | Back EMF, Stator Current and Electromagnetic Waveforms of BLDC Motor | 43 | | |
| 6.5 | Speed Waveform of Rotor Throughout Simulation 4 | | | |
| 6.6 | Screenshot of the Welcome Screen of the Controller Connected Via Serial | | | |
| 6.7 | Screenshot of the Encoder Display Mode Showing Live Encoder Readings | 45 | | |

| | 6.8 | Crack in the Shunt Resistor Due to Overheating | 47 |
|--|------|---|----|
| | 6.9 | The Shunt Resistor on the Board | 48 |
| | 6.10 | Detailed Block Diagram of the DRV8323RS Showing No Direct Connection Between Input Signals from Microcontroller and Final Gate Driver Unit | 48 |
| | 6.11 | Probing Points of the Gate Signals on DRV8323RS Development Board | 49 |
| | 6.12 | Probing Points Shown Along with the Setup | 50 |
| | 6.13 | High Side Gate Drive Signals Measured at Points GHA (Blue), GHB (Red) And GHC (Green) In Rotor Position Showing Phase C And Phase B Active | 50 |
| | 6.14 | High Side Gate Drive Signals Measured at Points GHA (Blue), GHB (Red) And GHC (Green) In Rotor Position Showing Phase C And Phase A Active, Area Enclosed in Cyan Showing Anomality at Phase A | 51 |
| | 6.15 | Gate Drive Signals Measured at Points GLA (Blue) And GHA (Red) Showing Switches Operating Complementarily with Anomality | 51 |
| | 6.16 | Gate Drive Signals Measured at Points GLC (Blue) And GHC (Red) Showing Switches Operating Complementarily Working as Expected | 52 |
| | 6.17 | Gate Drive Signals Measured at Points GHC (Blue) And Gate Control Signal Measured at Point PA8 (Red) Working as Expected | 53 |
| | 6.18 | Gate Drive Signals Measured at Points GHB (Blue) And Gate Control Signal Measured at Point PA9 (Red) Working as Expected | 53 |
| | 6.19 | Gate Drive Signals Measured at Points GHA (Blue) And Gate Control Signal Measured at Point PA10 (Red) Showing Anomality | 54 |
| | 6.20 | Deadtime Measurement Between Gate Drive Signals at GHC At Turn ON (Blue) And GLC at Turn OFF (Blue) of 130ns | 54 |
| | 6.21 | Deadtime Measurement Between Gate Drive Signals at GHC At Turn OFF (Blue) And GLC At Turn ON (Blue) Of 80ns | 55 |
| | 6.22 | Gate Control Signals Measured at Points PA10 (Blue), PA9 (Red), PA8 (Green) | 55 |

LIST OF TABLES

| Table No. | Table Name | | |
|-----------|---|----|--|
| 4.1 | Proposed Drive Specification | 22 | |
| 4.2 | Logic Table in PWM3x Mode | 29 | |
| 4.3 | Important Configurations in the Firmware | 29 | |
| 4.4 | CAN Data Structure | 30 | |
| 4.5 | Pin Mapping of STM32F446RE | 34 | |
| 5.1 | Parameters Considered for the Simulation Model of BLDC Drive | 36 | |
| 6.1 | Results of Position Control Test of the BLDC Drive | 45 | |
| 6.2 | Description of Test Points Considered in Root Cause Analysis | 49 | |

GLOSSARY

| ADC | : | Analog to Digital Converter |
|-------|---|-------------------------------------|
| BLDC | : | Brushless DC Motor |
| CAN | : | Controller Area Network |
| DOF | | Degree of Freedom |
| DSP | : | Digital Signal Processor |
| dq | : | Direct Quadrature |
| FOC | : | Field Oriented Control |
| IC | : | Integrated Circuit |
| PWM | : | Pulse Width Modulation |
| SPI | : | Serial Peripheral Interface |
| SVPWM | : | Space Vector Pulse Width Modulation |

5

Chapter 1

INTRODUCTION

Exoskeletons are extensions of human that work in sync with the user to amplify the physical performance and perform tasks such as running, walking, load carrying and other movements with ease. In recent years, the research on exoskeletons is mainly carried out in the medical field for rehabilitation/recovery purposes and in military for performance augmentation. Active exoskeleton makes use of actuators to aid with the movement. The actuator requires a precise controller to be in sync with the user. One of the actuators that are commonly used in compact, lightweight and robust designs are Brushless DC (BLDC) motors that have desirable characteristics such as high power/torque density, high efficiency and low maintenance [1]-[2].

An active exoskeleton primarily consists of two different control loops – the main control loop determines the speed and position required to carry out the next movement and the actuator control loop takes this speed and position commands from the main controller to drive the actuator appropriately to complete the desired movement. Techniques such as Field Oriented Control (FOC) is required for high performance and accurate control of BLDC motor. The FOC scheme is a clever three phase motor control technique that converts the time variant three-phase quantities to time invariant direct quadrature/dq-reference frame that provides a control structure similar to DC motor controller. Also, the time-invariant nature allows for superior dynamic performance (acceleration and deceleration), maximum torque from zero speed and precise speed control through the entire speed range [3]-[4].

Implementation of FOC involves a high-speed Digital Signal Processor (DSP) processor to perform the mathematical transformations and control loop computations, encoder for rotor position feedback, a communication protocol to receive commands and send telemetry information, current sensing to measure phase currents, a three-phase inverter and gate drivers to control the inverter. For speed and position control, the entire motor controller involves three different control loops. The first control loop consists of position control that measures the actual position and reference position to compute the output for the speed control loop. This is finally followed by the current control loop. Space Vector Pulse Width Modulation (SVPWM) technique is used in conjunction with FOC scheme to generate the gate drive signals for the inverter. Advancements in technology have resulted in multifunctional smart Integrated Circuits (ICs) that reduce the load on the DSP and reduce design complexity [5]-[6].

1.1. Overview

An active exoskeleton is a complex system involving various sensors, sophisticated controllers and actuators. This thesis mainly focuses on the controller for the actuator, therefore, for the validation prototype, a single knee joint exoskeleton system is considered. The movement of knee joint is a one Degree of Freedom (DOF) movement, a rotation of one joint against a fixed axis providing a good base for the validation. This actuator system requires speed and position commands to carry out further computation. In robotics, one such communication protocol employed is the Controller Area Network (CAN) protocol. It is also used in automobiles to communicate between various controllers, modules and sensors [7]-[8].

In an active exoskeleton that employs CAN protocol, multiple actuator controllers are connected to the CAN bus. The operation of an actuator controller is as follows – The speed and position parameters are commanded to the motor controller via CAN bus. The microcontroller processes the data to obtain the reference parameters. The DSP runs the FOC algorithm to computes the final torque (in turn current) required to meet the reference commands. The onboard Analog to Digital Converter (ADC) measures the actual phase current via shunt resistors (via appropriate pre-conditioning). The rotor position is measured by an encoder. Appropriate PWM signals are generated and fed to the gate driver IC that controls the MOSFETs in turn driving the BLDC motor. The telemetry is passed on to the CAN bus.

Due to various constraints such as supply chain issues and semiconductor shortage crisis, a scaled down prototype to serve as a validation/proof-of-concept is shown in this study. Modern advancements in gate driver technology as introduced a new era of smart gate driver solutions, reducing the complexity of the design by combining current shunt amplifiers, DC-DC converters and PWM modes in one small package [9].

1.2. Specific Details

The hardware implementation of the FOC based speed and position control of BLDC motor is based on the DRV8323RS Smart Gate Driver IC. In one small package it contains three half-bridge gate drivers, four PWM modes, DC-DC buck converter controller, protection and current shunt amplifiers with configurable gain. The configuration is carried out via SPI. In the prototype, the DRV8323RS Development Board is used with onboard three phase inverter comprising of three CSD88584Q5DC half-bridge power blocks and $7m\Omega$ current shunt resistors.

A commercially available off the shelf DYS D3548-6 BLDC motor rated at 790KV (~790 RPM/V) commonly used in low RPM, large propeller drones is chosen. This BLDC motor offers high power density, the manufacturer claims a maximum output power of 717W with a small form factor of 35mmx48mm frame and weighs 180g.

A STM32F446RE DSP processor is used as the brain of the motor controller, an open source FOC based algorithm with certain modification is implemented in the processor. MA700 absolute angular position sensor provides the DSP with the rotor position via Serial Peripheral Interface (SPI). MCP2542 CAN transceiver interfaces between the differential CAN bus and the DSP. To send speed and positional commands, an ATmega328 microcontroller along with a CAN bus shield comprising of the MCP2551 transceiver and the MCP2515 CAN controller IC is utilized.

1.3. Literature Review

Exoskeletons is a broad area of research, it is classified on the basis of the body part it focuses on, the action (passive or active), the type of technology powering it and purpose. Military and medical are the two most common areas of application. A general characterization of exoskeletons is carried out for a standardized breakdown structure. In recent times, the field of exoskeletons is an expanding area of research [1]-[2]. Electric actuators such as BLDC motors are preferred for exoskeleton application and requires a supporting robust speed and position control scheme for control. FOC scheme is best suited for such high-performance applications [3]-[5].

The design and implementation of low-cost actuators for robotics application using custom made BLDC motors and drivers is presented in [6]. The open-source design promotes the flexibility of the proposed actuators and allows easy extension into various applications. An active exoskeleton is a complex system, knee joint exoskeleton provides a solid foundation for validation studies. Also, the study touches on interesting aspects of human anatomy [7]-[8]. FOC scheme requires high processing power and implementation complexity. Advancements in power electronics technology as resulted in smart gate driver solutions to reduce design complexity [9]. The foundation of FOC scheme relies on Mathematical transformations of Clarke, Park and their respective inverse transforms. The transformation aid in converting the complex three-phase time variant system to DC quantities that are time invariant [10]-[11]. Alongside FOC scheme, SVPWM technique is utilized to extract maximum performance from the motors by controlling the revolving reference vector, the magnitude and frequency of fundamental component is controlled. The SVPWM is a superior PWM technique providing better utilization of DC bus, low harmonics at output and accurate in reproduction of reference voltage [12]-[18].

Algorithm for reducing the position error of high rotational speed BLDC motors is presented in [19]. The overall improvement in dynamic performance of FOC based speed and position control of BLDC motor and reduction of ripple in torque is carried out using high order sliding mode observer [20]. Novel control schemes are proposed in literature for performance improvement of control technique such as positive current reference generation, hardware in the loop-based simulator for real time control scheme testing, fuzzy logic-based control scheme for improved regenerative braking, variable sampling controller, particle swarm optimization-based PI controller optimization, neural network based indirect position detection [21]-[27]. Apart from control systems, new topologies such as six wire three phase topology and PFC based topologies are proposed [28]-[30]. The design and modelling of FOC scheme-based BLDC drive for various applications is discussed in detail with hardware implementation [31]-[37].

1.4. Problem Definition

The development and implementation of accurate position and speed control of BLDC motor is important for an active exoskeleton as the overall performance is dependent on it. Realization of high performance of motor drive involves FOC control scheme and is a challenge due its complexity, although recent advancements in power electronics technology help reduce the complexity, such as the aforementioned DRV8323RS Smart Gate Driver IC by Texas Instruments.

Using the DRV8323RS development board, the goal is to design and implement an accurate speed and position control of a BLDC motor using sensored FOC scheme for a scaled down mock-up of a single knee joint exoskeleton prototype as a proof of concept/validation model and serve as a foundational development study for upcoming iterations.

1.5. Objectives

The main objectives of the project are -

- To simulate speed and position control of BLDC motor via FOC using Simulink.
- To design and implement small scale prototype of the single knee joint exoskeleton actuator assembly.
- To design and implement the hardware prototype of the BLDC drive using the DRV8323 development board employing the FOC scheme.

• Validate performance of the BLDC drive and conduct behaviour analysis of the controller under motor stall condition by conducting root cause analysis to identify the cause of failure.

1.6. Motivation

The main motivation of the project is to indigenously develop a high-performance drive for an active exoskeleton eventually. Some of the factors that led to this project are listed below –

• Military Logistics - Logistics plays a major role in the military, soldiers often have to carry/lift heavy loads and walk/climb over rough terrains. This takes a toll on their performance and health on the long run. Exoskeletons are one of the solutions the Indian armed forces and various other armed forces are actively looking at for their logistics requirement. Overall, it helps improves the strength, endurance, reduce fatigue and avoid the chances of stress and pressure related injuries from occurring.

The Market – The exoskeleton market is currently valued at \$499 million and is projected to reach \$3340 million by 2026, by indigenously developing components for the exoskeleton and developing an entire exoskeleton at this time is an attractive prospect.

Shortcomings with drive system – An active exoskeleton needs to be in sync with the human wearing it, any delays or errors in actuation can make the exoskeleton feel clumsy, inhibit the wearer's movement, cause injuries or make it uncomfortable for the wearer over continuous long duration usage

1.7. Organization of the Report

The project work is organized in seven chapters.

Chapter-1 consists of literature survey carried out to understand the topic of exoskeletons and high-performance BLDC motor drivers based on FOC scheme. It includes the problem definition, objectives of the project motivation behind carrying out this project and the methodology.

Chapter-2 followed by basics of active exoskeleton, the operation of speed and position control of BLDC motor using FOC scheme, mathematical transformations involved and SVPWM are discussed.

Chapter-3 consists of the proposed converter Block diagram with explanation of working and Methodology.

Chapter-4 presents the design details of the BLDC drive.

Chapter-5 describes simulation of the proposed drive unit and hardware implementation of the circuit.

Chapter-6 discusses the simulation and hardware result of the proposed drive unit

Chapter-7 includes the overall conclusion drawn from the project and the future works that can be carried out.


Chapter 2

ACTIVE EXOSKELETON AND FOC SCHEME OF BLDC DRIVE

This chapter discusses the concepts of active exoskeleton and the working principle of the FOC scheme. The mathematical transformations and the operational flow of the FOC scheme are explained.

2.1. Active Exoskeleton

Exoskeletons is a broad term as shown by the detailed classification represented in Fig. 2.1. An active exoskeleton is a wearable robotic structure that works in sync with the user to augment performance and increase endurance. It uses a system of actuators to aid with movement and there are many types of actuators such as electric motors, hydraulic and pneumatic actuators. Hydraulic and pneumatic solutions are quite bulky as the supporting components and reservoirs take up a large space and usually are heavy. Often multiple conversions are involved, for example, in a pneumatic system, a battery runs the compressor to pressurise the air tanks and via valves, pneumatic cylinders are controlled. Energy is wasted at each conversion from one form of storage to another. As a result, various active exoskeleton implementation uses electric motors, especially BLDC or PMSM motors as they are compact, lightweight, high-power density, high efficiency and high torque [1]-[2].



Fig. 2.1. Classification of Exoskeleton [1]

Active exoskeleton contains a suite of sensors that determine the intention of the user, a complex control system that as to determine the user's movement profile, maintain stability of the structure. The thesis focuses on transforming the output of that control system into desired movement by controlling the motor. In a robotic application, such as the active exoskeleton, movement of any joint to a desired position, involves speed and position parameters. An example of a commercial exoskeleton is shown in Fig. 2.2. This is Lockheed's Onyx lower-body exoskeleton designed for military applications. The electric motor-based drive is seen imposed on the knee joint (the circular assembly). The control of this motor plays a crucial role in its performance. A dedicated actuator for Exoskeleton application is seen in Fig. 2.3., a solution developed by Maxon. It is an integrated motor drive with position controller, high resolution encoder and CAN interface. An internal view of this integrated motor drive is seen in Fig. 2.4.



Fig. 2.2. Lockheed Martin's Onyx Exoskeleton (Courtesy – Lockheed Martin)



Fig. 2.3. BLDC Based Actuator for Exoskeleton by Maxon (Courtesy – Maxon)



Fig. 2.4. Inside View of the BLDC Based Actuator for Exoskeleton by Maxon (Courtesy – Motion Control Tips)

2.2. Model of a **BLDC** Motor

A system of BLDC motor and three-phase inverter powered by DC source as shown in Fig. 2.5 is considered. The three-phase motor is star connected and assuming a balanced three phase system [12], then the phase voltage is given by equations (2.1) - (2.3),



Fig. 2.5. Equivalent Circuit of BLDC Motor

$$V_a = RI_a + (L - M)\frac{dI_a}{dt} + e_a$$
(2.1)

$$V_b = RI_b + (L - M)\frac{dI_b}{dt} + e_b$$
(2.2)

$$V_c = RI_c + (L - M)\frac{dI_c}{dt} + e_c$$
(2.3)

In equation (2.1-2.3),

 V_a , V_b , $V_c = phase \ voltages$

R = Armature resistance

 $L = Armature \ self-inductance$

M = Mutual inductance

 i_a , i_b , $i_c = phase \ current$

 $e_a, e_b, e_c = motor back emf$

The back emf of the motor is written as shown in (2.4) - (2.6)

$$e_a = K_w f(\theta_e) \omega \tag{2.4}$$

$$e_b = K_w f(\theta_e - \frac{2\pi}{3})\omega \tag{2.5}$$

$$e_c = K_w f(\theta_e + \frac{2\pi}{3})\omega$$
(2.6)

The electrical angle, $\theta_e = (P/2) \theta_m$, where θ_m is the mechanical angle of the rotor and P are the number of pole pairs. The function given by f in (2.7) gives the back emf that is trapezoidal in nature for phase A of the motor. Kw is the back emf constant and ω is the rotor speed.

$$f = \begin{cases} 1 & 0 \le \theta_e \le \frac{2\pi}{3} \\ 1 - \frac{6}{\pi} (\theta_e - \frac{2\pi}{3}) & \frac{2\pi}{3} \le \theta_e \le \pi \\ -1 & \pi \le \theta_e \le \frac{5\pi}{3} \\ -1 - \frac{6}{\pi} (\theta_e - \frac{5\pi}{3}) & \frac{5\pi}{3} \le \theta_e \le 2\pi \end{cases}$$
(2.7)

The electromagnetic torque in both electrical form and mechanical form is given in (2.8) and (2.9) respectively.

$$T_{em} = \frac{1}{\omega} (e_a i_a + e_b i_b + e_c i_c)$$
(2.8)

$$T_e = J \frac{d\omega}{dt} + B\omega + T_L \tag{2.9}$$

In this,

P = Number of pole pairs

TL = *Load Torque*

Page 10 of 95

J = Moment of Inertia

B = Friction Constant

2.3. FOC Based BLDC Drive

A BLDC motor consists of stator windings in 3-phase configuration, placed 120 ° apart. The vector sum of force generated by three phases determines the motor rotation. The magnetic field of the rotor generated from the permanent magnets attached to it interacts with the stator magnetic field to generate force. Depending on the sequence the coils are driven, it can either generate rotational torque or not generate rotational torque. There are two different types of forces acting on the rotor, quadrature component running perpendicular to pole axis of rotor responsible for producing the torque and the direct component running in line to the pole axis that does not generate any force. The scheme employs techniques to maximise the quadrature component and reduce the direct component to get maximum useful torque, utilising maximum power only to feed the useful components, as a result high performance with high efficiency is achieved. In order to determine the direction of magnetic field, sensors/encoders are employed to determine the rotor position [16].

A general speed and position control of BLDC motor employing FOC scheme uses three cascaded control loops as shown in Fig. 2.6. The power side of the motor driver involves the DC power supply connected to a three-phase inverter that converts DC to three-phase currents required to drive the BLDC motor. The control side of the motor driver makes use of transformations called Clarke's transformation and Park's transformation. The transformations play a crucial role as describing the behaviour of three-phase machine using their respective current and voltage equations tend to make the mathematical modelling of the system complex as the system is time variant. To describe such complex three-phase machines and perform analysis, mathematical transformations are used to decouple the variables (making them time invariant) by referring the three phase quantities to a common frame of reference. The first control loop is the position control loop, reference position is compared with actual reference to calculate position error and is fed to the position controller. The output of position controller is fed to the speed reference. The speed reference is either user provided or the speed required to reduce the position error. This reference is compared with actual reference.





2.4. Working Principle of FOC Scheme

The three phase stator currents of the BLDC motor are represented by a vector and the main concept of FOC is controlling these currents. The three-phase quantities that are speed and time dependent are subjected to projections that transform the system into a two coordinate dq frame time invariant system, these components are modified as desired using techniques such as PI controller to track the reference. The modified components are converted from the dq reference frame back to three phase quantities to be fed to the PWM modulator to derive the gate signals for the inverter.

2.4.1. Mathematical Transformation

Clarke's Transform

The Clarke's transform is used to convert three-phase quantities to two-phase orthogonal system. The transformation is given by (2.10) - (2.12).

$$i_{\alpha} = \frac{2}{3} \cdot i_a - \frac{1}{3}(i_b - i_c)$$
(2.10)

$$i_{\beta} = \frac{2}{\sqrt{3}}(i_b - i_c) \tag{2.11}$$

$$i_0 = \frac{2}{3}(i_a + i_b + i_c) \tag{2.12}$$

A particular case i_{α} is in line with vector i_{a} , then the particular case of Clarke's transformation is given by (2.13) - (2.15)

$$i_{\alpha} = i_a \tag{2.13}$$

$$i_{\beta} = \frac{1}{\sqrt{3}} \cdot i_a + \frac{2}{\sqrt{3}} \cdot i_b \tag{2.14}$$

$$i_a + i_b + i_c = 0 (2.15)$$

Park's Transform

The previously calculated alpha beta quantities calculated via Clarke transform is fed to a vector rotation block to rotate the quantities over an angle theta to follow the dq frame attached to the rotor flux

The rotation over angle theta is carried out as shown in (2.16) - (2.17)

$$i_d = i_\alpha \cdot \cos(\theta) + i_\beta \cdot \sin(\theta) \tag{2.17}$$

$$i_q = -i_\alpha \cdot \sin(\theta) + i_\beta \cdot \cos(\theta) \tag{2.18}$$

Inverse Park Transforms

The vectors in dq frame are transformed to two phase alpha beta orthogonal frame representation calculated with a rotation over an angle theta using (2.19) - (2.20)

$$i_{\alpha} = i_d \cdot \cos(\theta) - i_q \cdot \sin(\theta) \tag{2.19}$$

$$i_{\beta} = i_d \cdot \sin(\theta) + i_q \cdot \cos(\theta) \tag{2.20}$$

Inverse Clarke Transform

The conversion from two phase orthogonal alpha beta frame to three phase quantities using the following equations (2.21) - (2.23)

$$i_a = i_\alpha \tag{2.21}$$

$$i_b = -\frac{1}{2}i_{\alpha} + \frac{\sqrt{3}}{2}i_{\beta}$$
 (2.22)

$$c = -\frac{1}{2}i_{\alpha} - \frac{\sqrt{3}}{2}i_{\beta} \tag{2.23}$$

Final vector representation of all three coordinate systems – abc, $\alpha\beta$ and dq are shown in Fig. 2.7 [10]-[14].





2.4.2. Operational Flow

The instantaneous phase currents are measured using appropriate current sensing techniques. The reference currents required are calculated by the speed and position control loops. Assuming a balanced three phase system, for the conversion from three-phase abc quantities to $\alpha\beta$ reference frame, only two instantaneous current vectors are required, for this implementation, only a and b phase currents are considered, phase c current is calculated easily as the sum of all currents at any instant is zero.

Clarke's transformation is carried out using (2.13) - (2.15) followed by Park's transformation using (2.17) - (2.18). By fiddling with the quadrature component of current shown in (2.17), the torque is controlled and direct component controls the rotor flux.

The direct component shown in (2.18) controls the rotor flux. Maximum torque and high efficiency are obtained by maintaining the direct component close to zero using PI controller. Similarly, the quadrature component is maintained close to reference current using another PI controller. The output of the PI controllers results in the required voltage in dq reference frame. This is to be converted to $\alpha\beta$ reference frame using inverse park's transformation as shown in (2.19) – (2.20). The voltage in alpha-beta coordinate system is directly used by the SVPWM modulator to obtain the required gate signals [31]-[37].

2.5. SVPWM Generator

Space Vector Pulse Width Modulation is a PWM modulation scheme used to generate the desired voltage vector. The goal of SVPWM is to generate the three-phase waveform required with adjustable amplitude and frequency via a typical three-phase H-bridge inverter. It is a superior PWM technique compared to techniques such as Sinusoidal PWM and offers better utilisation of the DC bus and harmonic content of the output is less. The space vector representation of the inverter system is shown in Fig. 2.8. The power is delivered to the motor via a three-phase inverter as shown in Fig 2.5. containing six switches. Each of the three outputs, either high side or low side is allowed to be ON. This gives 8 total states represented by the 8 spokes in the vector representation. The goal of SVPWM is to generate a mean vector during the PWM time period equal to the desired voltage (V_{out}). The location of V_{out} is determined on the space vector representation, that is determining the sector. The two adjacent base vectors along with one null vector are used to synthesise the desired voltage [12]-[17]. Considering sector 1 shown in Fig. 2.9 the time periods of each vector are given by equations (2.24) – (2.26) and the resulting V_{ut} is shown in (2.27).



$$T_2 = \left| \frac{V_{out}}{V_2} \right| \cdot T_{PWM}$$
(2.25)

$$T_0 = T_{PWM} - (T_1 - T_2) \tag{2.26}$$

$$V_{out} = V_1 T_1 + V_2 T_2 + V_0 T_0 \tag{2.27}$$

2.6. Summary

The basics of active exoskeleton is discussed followed by the control structure of the speed and position control of BLDC motor using FOC scheme are discussed. The transformation involved in the FOC scheme and the SVPWM scheme are briefly dealt with in this chapter.



Chapter 3

METHODOLOGY AND BLOCK DIAGRAM

In this chapter the methodology and the block diagrams used for the study and hardware implementation of the FOC based speed and position control of BLDC motor are discussed.

3.1. Methodology

The methodology followed for the development of the BLDC Drive is shown in Fig. 3.1. Literature survey is carried out to study different speed and position control techniques for BLDC motor to identify a suitable technique for an active exoskeleton application [6]. Next, the electrical and mechanical architecture of the BLDC drive is designed. The mechanical design is the final speed reduction unit to obtain the desired speed. The electrical architecture is designed to be compatible with the open-source firmware. Simulation studies are carried out to validate the proposed design. Hardware implementation is carried out next, followed by performance validation to check the behaviour of the drive and root cause analysis to study the cause of failure. The performance validation is carried out by commanding the drive to move to set positions and measure the positional error after the command as executed. Root cause analysis is the process of discovering the root causes of problems in order to identify appropriate solution. The first goal of root cause analysis is to discover the root cause of a problem or event. The second goal is to identify potential fixes, compensate, or learn from any underlying issues within the root cause. The third goal is to apply learnings from this analysis to systematically prevent future issues or to repeat successes. In this case, waveforms are studied in details to identify the cause of failure.



Fig. 3.1. Methodology for BLDC Drive Development

The flowchart of the FOC firmware is shown in Fig. 3.2. The pre-requisite for the FOC loop is the reference current that is calculated by speed and position controllers. The actual and reference speed and positions are used to identify the torque/current required to M.Tech (Power Electronics), EEE Dept., RVCE Bengaluru

obtain the reference commands. The software configurations of different hardware component are carried out at setup. In the current loop, the stator currents are measured using ADCs with appropriate pre-conditioning and transformed from 3 phase quantities to αβ stationary reference frame via Clarke's transformations. The rotor position is sensed using encoders for feedback. Using Park's transformation, the stationary reference frame is converted to rotating reference frame. The quadrature current is maintained close to reference current and direct current is maintained close to zero using PI controller. Inverse Park's transformation is carried out and corresponding gate signals to drive the three-phase inverter are generated using SVPWM. The loop continues at set intervals usually setup with interrupt with highest priority.



Fig. 3.2. Flowchart of the FOC Firmware

3.2. Block Diagram

The block diagram of the exoskeleton system with BLDC Drive is shown in Fig. 3.3.

• The main controller mimics the function of the main control system of an exoskeleton by commanding the speed and position control to the BLDC drive system and receive telemetry to obtain the status of the drive. Various protocols

are available for communication between main controller and motor controller, although CAN protocol is preferred.

- The Microcontroller (MCU) uses these speed and position commands to calculate the torque/current required. The actual stator currents are measured, transformed and modified according to reference, followed by inverse transformations to obtain reference voltage.
- The reference voltages are converted to gate signals using SVPWM scheme and are fed to the gate driver IC to drive the power switches appropriately.
- Current feedback for the FOC scheme is obtained using current sensors and position feedback is obtained via encoder.



Fig. 3.3. Block Diagram of Exoskeleton System with BLDC Drive

The block diagram of the proposed BLDC drive is shown in Fig. 3.4.

The main controller function is performed by an Arduino Uno, an ATmega328P based development board. The firmware running on this is responsible for sending reference speed and position commands. Also, it receives telemetry from the motor controller. The ATmega328P does not have CAN capabilities in-built, therefore an external CAN bus controller board is utilised. The external CAN controller board contains Microchip's MCP2515 CAN Controller IC that communicates with the ATmega328P via SPI, it is responsible for converting the digital data stream being sent out by the ATmega328P and vice-versa to signals suitable for the CAN. This is linked with the Microchip's MCP2551 CAN Transceiver IC, it is responsible for taking the digital signals from the CAN controller and convert it to the differential CAN bus signal.



Fig. 3.4. Block Diagram of the Proposed BLDC Drive

Page 20 of 95

- The differential CAN bus signal as to be converted back to a form usable by the motor controller, therefore, Microchip's MCP2542 CAN Transceiver IC is used for this purpose. ST's STM32F446RE MCU is used as the motor controller IC. This DSP as the FOC algorithm running on it, in this case an open-source firmware is adopted for validation. It also as CAN capabilities in built. It receives the reference parameters from the main controller and performs the FOC control loop to generate the gate drive signal. It has inbuilt ADCs to measure the stator currents and the algorithm performs the required transformations and control loop computations to derive the gate control signals.
- Texas Instruments DRV8323RS Smart Gate Driver IC, is employed to drive the inverter. In this project, the DRV8323RS development board is used that as onboard three-phase inverter, current sense resistors and associated current shunt amplifiers and fault indication. This clever driver IC takes care of majority of the burden involved in driving the MOSFETs properly. The configurations are carried out via SPI. The configurations are set accordingly, the current sense amplifiers measure the voltage drop across the current sense resistor, precondition it, amplify it by the factor selected by the user and output them directly to the microcontroller via dedicated pins. The gate control signals have dedicated pins and the required processing to drive the gate properly and safely is taken care by the digital core.
- For position feedback, a MagAlpha MA700 Encoder is employed. This is directly placed above the shaft to read the position. The shaft positions are communicated to the drive via SPI. The encoder uses a diametrically magnetised magnet placed in axis with the shaft to identify the rotor position. It is used for both position control loop and the FOC control loop.

3.3. Summary

The methodology used in this study and the hardware implementation are discussed in this chapter, followed by the detailed block diagram of the hardware implementation.

Chapter 4

SPECIFICATION AND DESIGN

Specifications of the final drive, all the hardware components, firmware, schematic and pin mappings are specified. The control loop gains calculation and the mechanical design are also discussed.

4.1. Specification of BLDC Drive

Based on report by Army Research Laboratory (ARL), USA (Appendix C)

- The angular velocity of knee joint is 100°/s that corresponds to 16 RPM
- The maximum angular velocity is 400°/s that corresponds to 66 RPM
- Maximum power required is 1050W
- Maximum torque required is between 50-100Nm

As mentioned in previous section, due to supply chain related issues and semiconductor shortage crisis, the desired full-scale implementation is difficult. Therefore, for the validation prototype, a scaled down version of the BLDC drive with the final specifications are listed in Table. 4.1. The development boards pose several hardware constraints, for example, the inverter on the DRV8323RS development board is limited by the lack of power dissipation capabilities on the board and the maximum current the power switches are capable of handling is less than the maximum rated current of motor. Similarly, the motor is optimized for drone applications, the down draft of the propellers cools the motor. In this case cooling is not available hence short duration tests are carried out to test the firmware. For safe operation, the current is limited in software.

Table 4.1. Proposed Drive Specification

| Parameter | Value |
|---------------------------|-----------------|
| Input Voltage | 12V-18V |
| Output Current | Upto 15A |
| Maximum Power | 200W |
| Communication Protocol | CAN, Serial |
| Speed Reduction Ratio | 1:6 |
| Range of Motion | 360° Continuous |
| Desired Position Accuracy | ±1° Error |

4.2. Hardware Components

The specification and particular details related to hardware components are listed below –

4.2.1. BLDC Motor

A DYS3548-6 motor is selected for this application, a picture of it is shown in Fig 4.1. Specification of the BLDC motor is listed below – A low RPM, high torque and highpower density motor is selected for this application.

- Model Number DYS D3548-6
- Motor KV (RPM/V) 790KV
- Resistance 0.010hm
- Max Voltage 18.5V
- Shaft Diameter 5mm
- Maximum Power 717W
- Poles 12/14
- No-Load Current/Max Current 1.8A/40A
 - Dimensions 35mmx48mm

Fig. 4.1. DYS D3548 BLDC Motor

4.2.2. DRV8323RS Development Board

Specifications of DRV8323RS Development Board (Appendix A) -

- Input Voltage 6 to 40V
- Max Drive Current Upto 15A
- MOSFET CSD88584Q5DC (40V Half-Bridge Power Block, Capable of 50A continuous but limited by power dissipation capabilities on board)
- 0.007Ω current sense resistor between each phase and ground

The DRV8323RS is a smart three-phase gate driver IC by Texas Instruments. It contains a triple half bridge gate driver with three high side and three low side N-channel MOSFET drivers. A charge pump-based topology is used to drive the high side switches. The smart gate drive architecture provides a simple way to configure the deadtime,

mix

adjustable slew rate and fault indication. It has internal current sense amplifier with adjustable amplifier to further simplify pre-conditioning requirements for current sensing. A general block diagram of the DRV8323RS family is shown in Fig. 4.2.



Fig. 4.2. Block Diagram of DRV8323RS

The image of the DRV8323RS development board is shown in Fig. 4.3. The board contains the main driver IC with supporting components, an onboard buck converter severing as the local power supply for the driver IC and the main controller. There are three $7m\Omega$ current sense resistors between each phase and ground. There are three test points corresponding to each phase, six test points connected to gate drive outputs and one common ground point. The schematic of inverter side of the development board as provided by Texas Instruments is shown in Fig. 4.4 Apart from the main gate drive IC, another technological advancement is seen in the MOSFET used. The CSD88584Q5DC Power Block is used, it contains one complete half-bridge in one small package of size 5x6mm, the block diagram is shown in Fig. 4.5.



Fig. 4.3. DRV8323RS Development Board



4.2.3. Nucleo F446RE

The Nucleo F446RE is a development board based on the STM32F446RE microcontroller by STMicroelectronics. An image of the development board is shown in Fig. 4.6. The main specifications of the microcontroller are listed below (Appendix A) -

- 32-bit Arm Cortex-M4 (upto 180MHz) core with DSP and FPU
- 512 Kbytes of Flash memory
- 128 Kbytes of SRAM

- Up to four SPIs
- $2 \times \text{CAN}$ (2.0B Active)



Fig. 4.6. Nucleo F446RE Development Board

4.2.4. Angle 2 Click (MA700 Encoder)

The Angle 2 Click module is development board based on MagAlpha MA700 angle encoder made by Mikroe. It is a robust, contactless angle encoder that detects the angular position of the rotor via diametrically magnetized magnet attached in axis to the rotor. It communicates with the main controller via SPI. The Fig. 4.7. shows an image of the development board. The main specifications of MA700 are (Appendix A) –

- 11-Bit Resolution Absolute Angle Encoder
- 500kHz Refresh Rate
- Ultra-Low Latency: 3µs
- Serial Interface for Data Readout and settings
- Accurate angle measurement at speeds from 0 to 100,000 RPM



Fig. 4.7. MA700 Angle to Click Module from Mikroe

4.2.5. MCP2542 Click

The MCP2542 Click is a development board based on Microchip's MCP2542 CAN transceiver IC made by Mikroe. Its primary function is to interface between the differential CAN bus and the CAN protocol suitable for the microcontroller. An image of the controller is shown in Fig. 4.8.



Fig. 4.8. MCP2542 CAN Transceiver by Mikroe

4.2.6. Arduino Uno and CAN Bus Shield

Arduino Uno is a popular open-source development board based on the ATmega328P, shown in Fig 4.9. It is used to perform the function of the main controller to send speed, position commands and receive telemetry information. The CAN Bus Shield is made by Sparkfun shown in Fig. 4.10 and it directly connects with the Arduino Uno to provide it with CAN protocol capabilities. It consists of Microchip's MCP2515 CAN controller that communicates with the ATMega328P via SPI and Microchip's MCP2551 CAN transceiver in turn converts it to the differential CAN bus.



Fig. 4.9. Arduino Uno Development Board



Fig. 4.10. Sparkfun CAN Bus shield

4.3. Firmware

An entirely open-source firmware is employed for both motor control and main controller code.

4.3.1. Motor Control Firmware

Details of the motor control firmware are given below –

- Based on an open source FOC-based motor control firmware
- OS Mbed RTOS
- IDE Mbed Online IDE
- Development Board Nucleo F446RE (based on STM32F446RE)
- Programming Interface Onboard ST-Link
- CAN Controller Onboard
- Current Control Loop Frequency 40kHz

The modified code and the link to the base open-source firmware is given in Appendix B. Important configurations made in the firmware are shown below –

The DRV8323RS as various configurable PWM modes, to lower complexity of design and reduce pin count, "3x PWM Mode" is chosen. Table 4.2. shows the logic table of the inputs and the respective gate outputs, the 'x' stands for phase A, B and C, Hi-Z

means high impedance state. In this mode, all the low side gate input pins are tied to logic high, only by controlling the high side gate input pins, both high side and low side switches are controlled complimentary in nature. When the low side input is pulled high and high side input is high, the high side MOSFET is turned on and vice versa.

| INLx | INHx | GLx | GHx | SHx |
|------|-------|-------|-----|------|
| 0 | X | L | L | Hi-Z |
| 1 | 0 | Н | L | L |
| 1 | V Gik | plial | H | н |

| Fable 4.2 | . Logic | Table | in | PWM3x | Mode |
|-----------|---------|-------|----|-------|------|
|-----------|---------|-------|----|-------|------|

The gain of the current sense amplifier is set at 40, the gate driver fault status is enabled, gate fault retry time set to 50us, deadtime set to 100ns and CAN frequency set at 1MHz. The choice of deadtime is higher than the maximum turnoff delay time of CSD88584Q5DC, Appendix A shows a snippet of the datasheet of the turn-on and turn-off times. Table 4.3. shows the software current limits and parameters scaling limits.

| Table 4. | 3. Important C | onfigurations | in the Firmware |
|----------|----------------|---------------|-----------------|
| | | | |
| | | | |

| Parameters | Value |
|------------------------|---|
| Max Current | 5A 6 |
| Field Weaking Current | 1.5A |
| Max Continuous Current | 3A |
| Position Range | -12.5 to 12.5 (Corresponds to -4xpi and |
| N/A | 4xpi) |
| Velocity Range | -65 to 65 (Corresponds to -30 to +30 rad/s) |

The firmware takes a different approach to speed and position control, the final torque reference is calculated as shown in (4.1), this torque command corresponds to the quadrature component.

$$Torque_{reference} = K_p \left(p_{des} - p_{real} \right) + K_d \left(V_{des} - V_{real} \right) + T_{in}$$

$$(4.1)$$

Where,

 $Kp \rightarrow Position Gain$

 $Kd \rightarrow Velocity \ Gain$

Pdes , Preal \rightarrow Desired Position, Real Position

M.Tech (Power Electronics), EEE Dept., RVCE Bengaluru

Vdes, Vreal →Desired Velocity, Real Velocity

Tin \rightarrow *Torque*

4.3.2. Main Controller Firmware

Details of the main control firmware are given below -

- Arduino Based Code
- IDE Arduino IDE
- Development Board Arduino Uno (ATmega 328P)
- Programming Interface Onboard
- Communication Interface External (via Sparkfun CAN Bus Shield Controller + Transceiver)
- CAN Frequency 1MHz

The Table 4.4. shows the CAN Data structure. The Main controller firmware code shown in Appendix B, performs the conversion from float to integer and vice-versa.

| Command (Sending) | | Measurement (Receiving) | | |
|-------------------|-------------------|-------------------------|-------------------|--|
| Parameter | Resolution (Bits) | Parameter | Resolution (Bits) | |
| Position Setpoint | 16 | Position | 16 | |
| Velocity Setpoint | 12 | Velocity | 12 | |
| Position Setpoint | 12 | Estimated Torque | 12 | |
| Velocity Gain | 12 | CAN ID | 8 | |
| Torque | 12 | 1510 | 1 | |

Table 4.4. CAN Data Structure

4.4. Calculating Loop Gain

Considering the motor control concept, the goal is to control current i(t) through the stator by the control effort v(t) that is generated by the PWM scheme. The dynamics of an electrical system is faster compared to its mechanical dynamics; therefore, it is ignored along with the back-emf for the purpose of current control. The representation of the system of one stator phase is shown in Fig. 4.11.



Fig. 4.11. Representation of One Stator Phase of BLDC Motor

The continuous time frequency response has the transfer function shown in. The function is a first order low-pass filter with DC gain given by 1/R and cutoff frequency of R/L. To implement in microcontroller, the continuous time model is converted to discrete time model as shown in (4.2)

$$\frac{I(s)}{V(s)} = \frac{1}{Ls+R} \tag{4.2}$$

Discrete time PI controller is written in the form shown in (4.3)

$$\frac{I(z)}{V(z)} = \frac{\frac{1}{R}(1 - e^{\frac{-RTs}{L}})}{z - e^{\frac{-RTs}{L}}}$$
(4.3)

where U is control effort, and E is error, pole at z = 1, a zero at z = 1 - ki, and a high-frequency gain of k. Changing k only affects the loop gain, and changing ki only affects the zero location, ki is given by (4.4).

$$ki = 1 - e^{\frac{-RTs}{L}} \tag{4.4}$$

The zero of the controllers is set near the pole of the RL system, then the loop return ratio just looks like an integrator. This is carried out by setting k given by (4.5)

$$k = R\left(\frac{\omega_c}{1 - e^{\frac{-RTs}{L}}}\right) \tag{4.5}$$

The above equation is close to discrete time version provided the RL time constant L/R is larger than Ts (preferably 10 times more). Loop gain is calculated by choosing the desired crossover frequency of the current loop keeping in consideration the effects of current sensor noise, otherwise at high gains, the noise gets amplified. A reasonable crossover frequency is around pi/10 radians per sample or faster. A current loop frequency of 40kHz and 1kHz crossover frequency, the loop gain is calculated. The loop gains k required to set the desired crossover frequency is calculated using (4.5). The process of calculating loop gains is carried out using a MATLAB script shown in Appendix B.

The pseudo code of the current control loop in C [6] is given below –

current = sample_current();

current_error = current_ref - current; integral += ki*current_error; //Saturate the integrator to prevent windup integral = fmaxf(fminf(integral, integral_max), -integral_max); voltage = k*current_error + integral; //Saturate controller output to be within valid range voltage = fmaxf(fminf(voltage, voltage_max), -voltage_max); set_voltage();

The actual current is first sampled and the error between actual and reference current is calculated. The integral is calculated by accumulating the error and multiplying it with the gain. The integral output is maintained within limits by saturating it to the set limits. Final control voltage is calculated by taking the sum of the product of current error and proportional gain. The voltage is maintained within limits and the output voltage is set.

4.5. Mechanical Design

The mechanical assembly is designed for speed reduction as the motor chosen is of a higher rated RPM than desired. Although low speed direct drive is possible, the motor is not optimized for it and leads to cogging. The top view of the mechanical setup is shown in Fig. 4.12. A 30 teeth pulley is connected to the motor that as a diametrically magnetized magnet mounted on top to interface with the encoder. This pulley drives a 60 teeth pulley to provide 1:2 speed reduction via a rubber belt that in turn rotates a 20 teeth pulley. Final reduction is carried out by a 60 teeth pulley to reduce the speed by 1:3 ratio at the output shaft. This output shaft mimics the knee joint. The side view is shown in Fig. 4.13 and Fig 4.14 shows the magnetization of a diametrically magnetized magnet.

4.6. Schematic

The schematic of the main controller consisting of the Arduino Uno and Sparkfun CAN bus shield is shown in Fig. 4.15. The schematic of the complete drive unit is shown in Fig. 4.16. Pin mappings and functionality of each pin used in STM32F446RE are listed in Table 4.4.



Fig. 4.13. Side View of BLDC Drive's Mechanical Setup



Fig. 4.14. Placement Of Diametrically Magnetized Magnet Over the MA700 Encoder







| | | | TUI |
|-------------|-----------|------------|------------------------------|
| STM32F446RE | | Module Pin | |
| Pin Name | To Module | Name | Functionality |
| PB8 | MCP2542 | RXD | CAN Controller Receive Data |
| PB9 | MCP2542 | TXD | CAN Controller Transmit Data |
| PA7 | | MOSI | |
| PA6 | DRV8323RS | MISO | SPI |
| PA5 | | SCLK | 511 |
| PA4 | | CS | |

| | | ENABLE, | |
|-------|----------|---------|--|
| DA 11 | | INLA, | Enable DRV8323RS and enabling |
| FAII | | INLB, | PWM3x mode (Logic high to enable) |
| | | INLC | |
| PA10 | | INHA | Phase A high side switch gate driver |
| 17110 | | | control input |
| ΡΔΘ | | INIHB | Phase B high side switch gate driver |
| 1 АУ | | INID | control input |
| ΡΔ | DAS | INHC | Phase C high side switch gate driver |
| 1710 | SV | | control input |
| PC0 | 13 | SOA | Phase A current sense amplifier output |
| PC1 | N. Al | SOB | Phase B current sense amplifier output |
| PC12 | - /1 | MOSI | 2. |
| PC11 | MA 700 | MISO | SPI |
| PC10 | 11111100 | SCLK | |
| PA15 | | CS | |

4.7. Summary

Specifications of the final drive, all the hardware components, firmware, schematic and pin mappings are specified. The control loop gains calculation and the mechanical design are also discussed in this chapter.

2071

Chapter 5

SIMULATION AND HARDWARE IMPLEMENTATION

The speed and position control of BLDC motor using FOC is designed and implement in Simulink followed by the hardware implementation.

5.1. Simulation Analysis

The speed and position control of BLDC Motor via FOC is carried out in Simulink and the performance is validated. The design parameters are shown in Table 4.1 – The system is modelled as shown in Fig. 5.1. in the lines of the block diagram discussed in section 2.3. The position of the rotor is obtained by integrating the speed of the rotor over time. PI controllers are used for all the control loops. The current control loop gains are calculated using the MATLAB script. The gain values of the speed and position control loop are calculated by trial-and-error method. For the motor, PMBLDC block is used. Transformations are performed by the blocks available in Simscape libraries. SVPWM is directly implemented using the SVPWM block. Position references are generated by the stair generator block. 0.1 seconds, the position is set to 4 radians or 4 revolutions of the rotor shaft. At 2 seconds, the rotor position is set to -4 radians and is set back to 0 radians at 3.5 seconds.

| Parameter | Value | |
|---------------------------|----------------------|--|
| Rs | 0.01Ω | |
| Ls | 0.00004H | |
| Pole Pairs | TU7/ | |
| Vdc | 12V | |
| Switching Frequency | 8kHz | |
| Position Controller Gains | k = 10, ki = 0.25 | |
| Speed Controller Gains | k = 0.5, ki = 1.5 | |
| Current Controller Gains | k = 0.5, ki = 0.0062 | |

| Table 5.1 Parameters | Considered f | for the Simulatio | n Model of BLDC Drive |
|-----------------------|--------------|-------------------|-------------------------|
| Table 5.1. Farameters | Considered | for the Simulatio | II WIDDEI OF DLDC Drive |



5.2. Hardware Implementation

The entire assembly is constructed using 20x20 T-Slot Aluminum Extrusions for modularity. Different views of mechanical side of the hardware implementation focusing on the two-stage pulley-based speed reduction is shown in Fig. 5.2. and Fig. 5.3. Referring to Fig. 5.2. the components are listed below -

- 1. Aluminum Extrusion Structure
- 2. DYS 3548-6 BLDC Motor
- 3. GT2 Pulley 30 Teeth, 5mm Bore
- 4. 10x3mm Diametrically Magnetized Magnet Embedded in 3 amith
- 5. MA700 Encoder Board
- 6. 8mm Shaft
- 7. Bearing Holder
- 8. GT2 Pulley 60 Teeth, 8mm Bore
- 9. GT2 Pulley 20 Teeth, 8mm Bore
- 10. GT2 Pulley 60 Teeth, 5mm Bore
- 11. Bearing Holder With 5mm Shaft
- 12. 280x6mm GT2 Belt Between 3 and 8
- 13. 200x6mm GT2 Belt Between 9 and 10



Fig. 5.2. Side View of Hardware Implementation Showing BLDC Motor and The Two-Stage Pulley-**Based Speed Reduction Setup**

Design and Implementation of BLDC Drive for Single Knee Joint Active Exoskeleton



Fig. 5.3. Top View Hardware Implementation Showing BLDC Motor and The Two-Stage Pulley Based Speed Reduction Setup

The placement of the MA700 encoder is shown in Fig. 5.4. and Fig. 5.5. The placement of diametrically magnetized magnet in the pulley is shown in Fig. 5.6. The BLDC motor connections made with the help of a screw terminal strip are shown in Fig. 5.7. The complete setup is shown in Fig. 5.8. The connections are made with standard jumper wires. The name of components is listed below –

- 1. Arduino Uno With Sparkfun CAN Bus Shield
- 2. MCP2542 Click CAN Controller Board
- 3. Nucleo F446RE Board
- 4. DRV8323RS Development Board
- 5. Power Connector with Fuse
- 6. 12V, 7.5 Ah Lead Acid Battery



Fig. 5.4. Side View of Encoder Development Board Above Diametrically Magnetised Magnet Attached to Pulley



Fig. 5.5. Top View of Encoder Development Board Above Diametrically Magnetised Magnet Attached to Pulley



Fig. 5.6. Diametrically Magnetised Magnet Placed in The Pulley



Fig. 5.7. Motor Connection Between DRV8323RS Development Board and BLDC



Fig. 5.8. Complete Electronics Setup

5.3. Summary

The implementation of the simulation model of the speed and position control of BLDC motor using FOC is discussed followed by the hardware implementation in detail.

Chapter 6

RESULTS AND DISCUSSION

The output of the control loop gain calculating script followed by simulation results of the BLDC drive are analysed. Results of the hardware along with the root cause analysis of the failure are discussed.

6.1. Output of Loop Gain Calculation

The output of the gain calculating script are k = 0.5 and ki = 0.0062. The Fig. 6.1. is the bode plot of the transfer function. The gain margin is 16.1dB and phase margin of 81 degrees.



Fig. 6.1. Bode Plot of Current Controller Transfer Function

The step response of this transfer function and loop gain is shown in Fig. 6.2. No overshoots are observed and the response is desirable.





M.Tech (Power Electronics), EEE Dept., RVCE Bengaluru
6.2. Simulation Output of FOC based BLDC Drive

Section 5.1 presented the simulation model of the speed and position control of BLDC motor using FOC. The comparison between reference position and actual position waveform is shown in Fig. 6.3. A short run-up takes place after the position change, no overshoots occur and the reference position is attained within 0.5 seconds. The position changes are spread across the range from +4 radians to -4 radians.





The results of back-emf, phase currents and electromagnetic torque are presented in Fig. 6.4. A spike in all three are seen during position change as torque is required to change from one position to the other. Maximum back-emf lies in the range of 1V peak to peak, Maximum phase currents are 40A peak to peak and 0.38Nm of electromagnetic torque is observed during the position change from +4 radians to -4 radians.





The change in speed during position change is seen in Fig. 6.5. As the reference position changes, the speed increases to attain the reference position and speed starts to drop when the actual position is close to reference and eventually reaches zero after reference position is attained. A maximum of -62 rad/sec speed is reached during position change from +4 radians to -4 radians. The motor as to wind back hence the negative speed.





6.3. Hardware Results

First, the drive is configured via serial protocol using Tera Term serial communication tool. Upon connecting to the drive, the user is greeted with commands as shown in Fig. 6.6, a screenshot of the Tera Term tool. Different configurations are available, by clicking on the letter 'm', the drive is put into motor mode. The letter 'c' puts the drive into encoder calibration mode, the motor turns one rotation clockwise and one rotation anti-clockwise to determine encoder offsets. The letter 's' is used to configure software current limits, CAN ID etc. The letter 'e' displays the live encoder position data and the letter 'z' sets the zero position of the drive, any positional change is carried out from these zero positions. A screenshot of the encoder live display is shown in Fig. 6.7.





Design and Implementation of BLDC Drive for Single Knee Joint Active Exoskeleton

| 🔟 COM6 - Tera Term VT | | | ⊳ |
|--|--|--|--|
| File Edit Setup Control Window | v Help | | |
| COM6 - Tera Term VT File Edit Setup Control Window Mechanical Angle: -398.4 Mechanical Angle: -398.5 Mechanical Angle: -398.5 Mechanical Angle: -398.5 Mechanical Angle: -398.5 Mechanical Angle: -398.6 Mechanical Angle: -398.6 Mechanical Angle: -398.6 Mechanical Angle: -398.6 Mechanical Angle: -398.6 Mechanical Angle: -398.7 Mechanical Angle: -398.7 Mechanical Angle: -398.7 Mechanical Angle: -398.7 Mechanical Angle: -398.8 Mechanical Angle: -398.9 Mechanical Angle: | Help 78760 Electrical Angle: 28229 Electrical Angle: 28229 Electrical Angle: 28229 Electrical Angle: 280383 Electrical Angle: 205682 Electrical Angle: 31012 Electrical Angle: 31012 Electrical Angle: 27632 Electrical Angle: 298486 Electrical Angle: 37610 Electrical Angle: 57568 Electrical Angle: 57568 Electrical Angle: 28124 Electrical Angle: 28125 Electrical Angle: 28124 Electrical Angle: 34357 Electrical Angle: 34357 Electrical Angle: 27350 Electrical Angle: | 5.447176 Raw: 5.304515 Raw: 5.150351 Raw: 5.003088 Raw: 4.837419 Raw: 4.685555 Raw: 4.533690 Raw: 4.381826 Raw: 4.381826 Raw: 4.128719 Raw: 4.018272 Raw: 3.894020 Raw: 3.894020 Raw: 3.774370 Raw: 3.502955 Raw: 3.350991 Raw: 3.502955 Raw: 3.350991 Raw: 3.199127 Raw: 3.631593 Raw: 2.881593 Raw: 2.589370 Raw: 2.589370 Raw: 2.599370 Raw: 2.599370 Raw: 2.599370 Raw: 3.478923 Raw: 3.478928 Raw: 3.47888 Raw: 3.4788 | 10160 10129 10096 10064 10028 9995 9995 9992 9824 9823 9874 9823 9797 9766 9728 9729 9726 9728 9795 9728 9795 9729 9738 9795 9729 9738 9795 9729 9738 9795 9729 9738 9795 9729 9738 9738 9738 9738 9738 9738 9738 9738 9738 9738 9749 9753 9753 9753 9755 9753 9754 9753 9755 9755 9757 9756 9753 9755 9757 9756 9753 9755 9757 9756 9753 9755 9757 9756 9753 9755 9757 9756 9753 9755 9757 9756 9753 9755 9757 9756 9753 9755 9759 9755 9757 9756 9753 9756 9753 9755 9757 9756 9753 9755 9757 9756 9753 9755 9757 9756 9753 9759 9755 9759 9755 9759 9755 9759 9755 9759 9755 9759 9755 9759 9755 9759 9756 9753 9759 9755 9759 9755 9759 9755 9759 9755 9759 9755 9759 9755 9759 9755 9759 9755 9759 9755 9759 9759 9755 9759 9759 9755 9759 9759 9759 9755 97599 9759 9759 9759 9759 9759 9759 |
| Mechanical Angle: -399.0 Mechanical Angle: -399.1 Mechanical Angle: -399.1 Mechanical Angle: -399.1 Mechanical Angle: -399.1 Mechanical Angle: -399.1 | 7526Electrical Angle:12573Electrical Angle:12573Electrical Angle:26398Electrical Angle:52460Electrical Angle:52460Electrical Angle:86975Electrical Angle:86975Electrical Angle:80906Electrical Angle:15753Electrical Angle:31073Electrical Angle:41815Electrical Angle: | 2.317060 Raw: 2.313253 Raw: 2.161389 Raw: 2.078554 Raw: 2.004923 Raw: 1.899078 Raw: 1.797835 Raw: 1.719602 Raw: 1.533224 Raw: 1.468797 Raw: | 9479 9464 9428 9412 9389 9367 9350 9350 9330 9310 9296 |

Fig. 6.7. Screenshot of the Encoder Display Mode Showing Live Encoder Readings

The code is modified to accept speed and position commands directly via Serial for initial testing. The onboard button on the Nucleo F446RE development board is configured to set the position at 4π radians when the button is pressed and -4π radians when released. The test is carried out as follows –

- 1. The drive is put into motor mode by selecting 'm' and is set at 0 position.
- 2. The onboard button is pressed setting the position to 65535 (16-bit command corresponding to 4π radians) and constant speed set to 500 (12-bit command corresponding to 7.3 rad/sec)
- 3. The motor responds to the command and position information is tabulated
- 4. The button is released, the position is set to 1 at the same constant speed and the position information is tabulated
- 5. Error is calculated as shown in (6.1)

$$\mathcal{P}_{0}Error = \frac{Actual Position - Set Position}{Set Position} \times 100$$
(6.1)

| Set Position | Actual Position | Error |
|--------------|-----------------|-------|
| 65535 (4π) | 65032 (3.93π) | 1.75% |
| 1 (-4π) | 153 (-3.98π) | 0.5% |

Table 6.1. Results of Position Control Test of the BLDC Drive

The measured percentage error is higher than desired. The hardware constraints mentioned earlier limit the capabilities of the BLDC motor. Also, the motor as a strong indent as the rotor magnet interact with stator due to the low pole-pair count.

6.4. Root Cause Analysis

The behavior of the BLDC drive during motor stall condition is conducted to validate the operation of software current limiter. An unfortunate chain of events led to the partial failure of the drive system. The failure however gave rise to an opportunity to analyze and better understand it. This study is crucial in development phase as results help in improving future iterations of the drive. The events leading to the failure are listed below.

- 1. To validate software current limiter, the motor is subjected to stall condition
- 2. The motor in stall condition tends to draw high current
- 3. In motor mode, due to a controller hiccup and driver IC malfunctioned, causing a direct short via A and B legs of the inverter (ground loop is suspected)
- 4. This caused the shunt resistors to overheat and desolder itself from the PCB before the fuse opened (localized heating)
- 5. In the process, either the MOSFET or the driver IC got permanently damaged
- 6. As a result, the motor is cogging, a characteristic of one phase not working
- 7. On further testing, the driver IC shows the following fault codes (refer Appendix A for fault codes) -

OTW – Thermal Warning

OTSD – Thermal Shutdown

VDS_OCP – MOSFET Vds Overcurrent Protection

CPUV – Charge Pump Undervoltage Lockout

Only in the case, both MOSFETs of one leg are driven ON simultaneously, the overheating event of the current sense resistor is justifiable. In the condition both switches are on simultaneously, there is direct short between power and ground via the shunt resistor that is rated at $7m\Omega$ 3W. As the resistance is low, the current is high and extreme amounts of power is dissipated across the resistor. A simple analysis using ohms law is shown (6.2).

$$V = IR \tag{6.2}$$

Here R = ON resistance of the MOSFETs in series + resistance of current shunt

Therefore, R and I are calculated using (6.3) and (6.4) respectively,

$$R = 2 \times 1.5m\Omega + 7m\Omega = 10m\Omega \tag{6.3}$$

$$I = \frac{V}{R} = \frac{12}{10m\Omega} = 1200A \tag{6.4}$$

Power dissipation is calculated as shown in (6.5)

$$P = I^2 R = 1200^2 \times 10m\Omega = 14.4 \text{kW}$$
(6.5)

V = 12V, therefore I = 1200A, although this is theoretical maximum current, the resistance of wires and internal resistance of the battery limit it. Considering the theoretical case, the power dissipation across the resistor is 14.4kW. Considering losses, assuming current of 50A, as the battery is capable of delivering it for short durations, the power dissipated is 25W as shown in (6.6).

$$P = I^2 R = 50^2 \times 10m\Omega = 25W$$
(6.6)

In a small area, this amount of power causes extreme localized heating. Damage caused to the shunt resistor due to overheating is shown in Fig. and a reference image of its position on the board is shown in Fig. Replacement of shunt resistors did not solve the problem as the failure occurred in the driver or MOSFET as discussed in detail in the next section.



Fig. 6.8. Crack in the Shunt Resistor Due to Overheating



Fig. 6.10. Detailed Block Diagram of the DRV8323RS Showing No Direct Connection Between Input Signals from Microcontroller and Final Gate Driver Unit

6.4.1 Analysis of Waveforms Using Oscilloscope

Further studies are carried out with an oscilloscope to narrow down and visualize the failure. The description of the test points is listed in Table. 6.2. The reason only high side of gate control signal is probed as it makes use of the clever PWM3x mode of the DRV8323RS. The probe setup is shown in Fig. 6.11. and Fig. 6.12. the onboard test points are utilized. As the CAN bus is not utilized, components associated to it are removed and motor commands are sent via serial.

| Test Point | Description | Location | | | |
|----------------|--|-------------|--|--|--|
| GHA | High side gate drive signal of leg A | DRV8323RS | | | |
| GHB | High side gate drive signal of leg B | Development | | | |
| GHC | High side gate drive signal of leg C | Board | | | |
| GLA | Low side gate drive signal of leg A | | | | |
| GLB | Low side gate drive signal of leg B | | | | |
| GLC | Low side gate drive signal of leg C | 0 | | | |
| PA10 (or INHA) | High side gate control signal of phase A | STM32F446RE | | | |
| PA9 (or INHB) | High side gate control signal of phase B | | | | |
| PA8 (or INHC) | High side gate signal control of phase C | 2. | | | |

| Table 6.2. Description of Test Points Control | onsidered in Root Cause Analysis |
|---|----------------------------------|
|---|----------------------------------|



Fig. 6.11. Probing Points of the Gate Signals on DRV8323RS Development Board



Fig. 6.12. Probing Points Shown Along with the Setup

Fig. 6.13. and Fig. 6.14. show the comparison between the gate drive signals of phases B and C, represented by Red and Green colored waveform respectively, working as desired and phase A waveform, represented by blue waveform, showing an anomality.



Fig. 6.13. High Side Gate Drive Signals Measured at Points GHA (Blue), GHB (Red) And GHC (Green) In Rotor Position Showing Phase C And Phase B Active

Closer inspection of waveforms associated to phase A is shown in Fig. 6.15. probing at high side gate drive signal represented by Red and low side gate drive signal represented by Blue. The low side gate drive signal is as expected and is complimentary to the high side gate drive signal, however, the high side gate drive signal is not able to hold the gate

drive current and is being loaded close to 0 volts, rendering phase A to malfunction. A comparison is carried out with working phase C in Fig. 6.16. that shows both high side and low side gate signal of phase C, both are complimentary as expected.



Fig. 6.14. High Side Gate Drive Signals Measured at Points GHA (Blue), GHB (Red) And GHC (Green) In Ro<mark>tor Position</mark> Showing Phase C And Phase A Active, Area <mark>Enclosed in</mark> Cyan Showing



Fig. 6.15. Gate Drive Signals Measured at Points GLA (Blue) And GHA (Red) Showing Switches Operating Complementarily with Anomality



Fig. 6.16. Gate Drive Signals Measured at Points GLC (Blue) And GHC (Red) Showing Switches Operating Complementarily Working as Expected

Further testing is carried out to check behavior of the high side gate drive signals with respect to its input control waveform from the STM32F446RE microcontroller. The working phases B and C are seen in Fig. 6.17 and Fig. 6.18 the high side gate drive signals, represented by Blue, follow the gate drive control inputs represented by Red. Comparison of the working phases and the non-working phase A shown in Fig. 6.19 probed at the same corresponding points show the gate drive signal not able to follow the gate control signal, the gate drive signal is loaded and dropping to zero, although the control signal is high.

Finally, the deadtime at turn ON and turn OFF of the complementary switches of working phase C is measured. Referring to Fig. 6.20. the deadtime is set to 50ns for this test, although upon closer inspection by using the measurement tools available in the oscilloscope, the deadtime is more than 130ns at phase C low side turn ON and phase C high side turn OFF, the step in red waveform is caused by the drive signal slew rate control called "I_Drive" as shown in application waveforms in Appendix A. Referring to Fig. 6.21. the deadtime at phase C low side turn OFF and phase C high side turn ON, the deadtime is 80nS. Finally, Fig. 6.22. shows the gate control signals of phase A represented by Blue and phase C represented by Green working as expected. Due to the failure, testing related to CAN bus is not carried out.



Fig. 6.17. Gate Drive Signals Measured at Points GHC (Blue) And Gate Control Signal Measured at



Fig. 6.18. Gate Drive Signals Measured at Points GHB (Blue) And Gate Control Signal Measured at Point PA9 (Red) Working as Expected



Fig. 6.19. Gate Drive Signals Measured at Points GHA (Blue) And Gate Control Signal Measured at



Fig. 6.20. Deadtime Measurement Between Gate Drive Signals at GHC At Turn ON (Blue) And GLC at Turn OFF (Blue) of 130ns



Fig. 6.21. Deadtime Measurement Between Gate Drive Signals at GHC At Turn OFF (Blue) And



Fig. 6.22. Gate Control Signals Measured at Points PA10 (Blue), PA9 (Red), PA8 (Green)

6.5. Summary

The output of the control loop gain calculating script followed by simulation results of the BLDC drive are analysed in details. Results of the hardware implementation and the root cause analysis of the failure are studied in detail with the help of waveforms.



Chapter 7

CONCLUSION AND FUTURE SCOPE

Active Exoskeleton is a wearable robotic structure that augments the user performance. The research and the market for the exoskeletons has increased in the recent years as it finds applications mainly in the military, to help soldier and improve their performance and in medical field for rehabilitation purposes. An electrically driven active exoskeleton commonly uses electric motors such as BLDC or PMSM motors and one of the most crucial components is the drive for the motor. Accurate speed and position control capabilities are desired characteristics as the performance of the entire exoskeleton depends on it. A main control system commands the drive by sending speed and position commands, the drive responds by attaining the commands. Improper response can lead to fatigue, injuries or long-term health complications. A preferred high performance BLDC motor control scheme is Field-Oriented Control.

Speed and position control of BLDC Drive using FOC is designed and implemented in this project. Due to constraints, a low power, rudimentary, validation prototype is designed. The drive is based on the Texas Instruments DRV8323RS smart gate driver IC development board containing an onboard inverter. An open-source FOC algorithm is implemented on a STM32F446RE microcontroller. MCP2545 CAN controller is used to interface between differential CAN bus and microcontroller. MA700 angle encoder along with a diametrically magnetised magnet is used for position sensing and an off-the shelf BLDC motor is used along with appropriate speed reduction stages. The whole system is powered by a 12V lead acid battery for testing. The speed and position commands are sent to the drive via an Arduino and a CAN bus interface and receive telemetry. Complementary simulations studies are performed using Simulink and control loop gains are calculated using MATLAB script.

7.1. Conclusion

A BLDC drive with the aim of accurate speed and position control was designed. FOC scheme is utilized for the implementation. Development boards are used for quick validation. The following results are obtained -

• The simulation studies with the proposed control scheme offer desired results, tracking the reference position waveform set at 4 radians at 0.1 seconds, -4 radians at 2 seconds and 0 radians at 3.5 seconds without any overshoots and negligible steady state error.

- The hardware implementation of the proposed BLDC drive was tested by commanding positions 4π radians and -4π radians. The drive was capable of maintaining the positional accuracy as desired by maintaining the error close to 1% at both commanded positions as desired.
- Motor stall test was conducted to check the behaviour of the controller and validate the functioning of the software based current limiter causing an unexpected failure of the drive due to a malfunction. Due to failure of the driver IC or MOSFET during initial phases of testing, hindered the project but an opportunity arose from the failure to conduct a detailed root cause analysis of the failure.
- Upon analysis, it was found that due to a controller/driver hiccup, a direct short led to failure of shunt resistors and in the process damaged the MOSFET/driver IC as the problem persisted after replacing the failed shunt resistors. A closer inspection of associated waveforms with an oscilloscope shows an anomality associated to phase A. The high side gate drive signal is loaded due to the failure and the driver IC is unable to sustain the voltage rendering the phase A to malfunction.

7.2. Future Scope

The future scope of the project is listed below -

- As per end user requirements, the final product intended is an integrated motor drive unit that involves a custom designed motor that directly couples to the joint without any speed reduction unit for more compact design and lower mechanical losses.
- High power density, low form factor, high efficiency, safer and stable motor driver unit with robust firmware optimized for performance is the goal.
- Miniaturization and ruggedization of the entire integrated motor drive unit for military applications.
- Exploration of other motor types such as PMSM for better efficiency and performance.

REFERENCES

[1] De la Tejera, Javier A., Rogelio Bustamante-Bello, Ricardo A. Ramirez-Mendoza, and Javier Izquierdo-Reyes. "Systematic review of exoskeletons towards a general categorization model proposal." *Applied Sciences*, Vol. 11, Issue No. 1, pp.76, December 2020.

[2] Kumar, Vikash, Yogesh V. Hote, and Shivam Jain. "Review of exoskeleton: history, design and control." *3rd International Conference on Recent Developments in Control, Automation & Power Engineering (RDCAPE)*, Noida, India, pp. 677-682, October 2019

[3] Yun, Si Young, Ho Joon Lee, Jung Ho Han, and Ju Lee. "Position control of low-cost brushless DC Motor using Hall sensor." *Sixth International Conference on Electromagnetic Field Problems and Applications*, Dailan, China, pp. 1-4. June, 2012.

[4] Ganesh, Chandramouleeswaran, and Sanjib Kumar Patnaik. "A simple first order compensator for brushless direct current drive-based position control system." *Journal of Vibration and Control*, vol. 21, Issue no. 4 (2015), pp. 647-661, July, 2013

[5] P. Eriksson, 'Design and implementation of a servo system by Sensor Field Oriented Control of a BLDC motor', *Dissertation*, Uppsala University, Disciplinary Domain of Science and Technology, Technology, Department of Engineering Sciences. 2014.

[6] Katz, Benjamin G. "A low cost modular actuator for dynamic robots." *PhD diss.*, Massachusetts Institute of Technology, 2018.

[7] Moon, Dae-Hoon, Donghan Kim, and Young-Dae Hong. "Development of a single leg knee exoskeleton and sensing knee center of rotation change for intention detection." *Sensors*, Vol. 19, Issue no. 18, pp.3960, September 2019

[8] Moon, Dae-Hoon, Donghan Kim, and Young-Dae Hong. "Intention detection using physical sensors and electromyogram for a single leg knee exoskeleton." *Sensors*, Vol. 19, Issue no. 20, pp.4447, October 2019

[9] Nicholas Oborny, Ashish Ojha, "Understanding Smart Gate Drive", *Application Report*, Texas Instruments, USA, June 2015

[10] Texas Instruments, "Clarke and Park Transforms on the TMS320C2xx". *Application Report*, Texas Instruments, USA, 1997,

[11] Microsemi, "Park, Inverse Park and Clarke, Inverse Clarke Transformations MSS Software Implementation." *Application Note*, USA, 2013

[12] Gujjar, Meghana N., and Pradeep Kumar. "Comparative analysis of field-oriented control of BLDC motor using SPWM and SVPWM techniques." 2nd IEEE International Conference on Recent Trends in Electronics, Information & Communication Technology (RTEICT), Bangalore, India, pp. 924-929, January, 2017.

[13] John, Joseph P., S. Suresh Kumar, and B. Jaya. "Space vector modulation-based field-oriented control scheme for brushless DC motors. "*International Conference on Emerging Trends in Electrical and Computer Technology*, Nagercoil, India, pp. 346-351., June 2011.

[14] Li, Bo, and Chen Wang. "Comparative analysis on PMSM control system based on SPWM and SVPWM." In 2016 Chinese Control and Decision Conference (CCDC), Yinchuan, China ,pp. 5071-5075., August 2016.

[15] Ting, Naim Suleyman, Yusuf Yasa, Ismail Aksoy, and Yakup Sahin. "Comparison of SVPWM, SPWM and HCC control techniques in power control of PMSG used in wind turbine systems." In 2015 Intl Aegean Conference on Electrical Machines & Power Electronics (ACEMP), 2015 Intl Conference on Optimization of Electrical & Electronic Equipment (OPTIM) & 2015 Intl Symposium on Advanced Electromechanical Motion Systems (ELECTROMOTION), Side, Turkey, pp. 69-74., March, 2015.

[16] Yu, Zhenyu. "Space-vector PWM with TMS320C24x/F24x using hardware and software determined switching patterns.", *Application Report*, Texas Instruments, USA, 1999

[17] M. Abassi, A. Khlaief, O. Saadaoui, A. Chaari and M. Boussak, "Performance analysis of FOC and DTC for PMSM drives using SVPWM technique," 16th International Conference on Sciences and Techniques of Automatic Control and Computer Engineering (STA), Monastir, Tunisia, pp. 228-233, December 2015

[18] Irimia, Nicolae Daniel, Florin Ioan Lazar, and Marian Luchian. "Comparison between sinusoidal and space vector modulation techniques on the resulting electromagnetic torque ripple produced by a three-phase BLDC motor under field-oriented control." *6th International Conference on Control, Decision and Information Technologies (CoDIT)*, Paris, France, pp. 640-645, April, 2019.

[19] Lim, Jong Suk, Jun-Hui Won, Seung Taek Oh, Tae Hoon Kim, Woong Jo, Soohwang Chae, Choi Jun Won, Seung-Joo Kim, and Ju Lee. "On-Line Automatic Position Compensation Algorithm for Improvement of Position Error of High-Speed BLDC Motor." *21st International Conference on Electrical Machines and Systems (ICEMS)*, Jeju, Korea, pp. 1411-1414, April 2018.

[20] Shah, Pranav, Pramod Ubare, Deepak Ingole, and Dayaram Sonawane. "Performance Improvement of BLDC Motor Speed Control Using Sliding Mode Control and Observer." *International Symposium of Asian Control Association on Intelligent Robotics and Industrial Automation (IRIA)*, Goa, India, pp. 247-252., September 2021.

[21] Akhtar, Mohd Afroz, and Suman Saha. "Positive Current Reference Generation based Current Control Technique for BLDC Motor Drives Applications." *5th International Conference on Advanced Computing & Communication Systems (ICACCS)*, Coimbatore, India, pp. 496-500, March, 2019.

[22] Zouari, Lilia, Mossaad Ben Ayed, and Mohamed Abid. "Improved performance of a brushless dc motor using hardware in the loop control technique." *IEEE 12th International Multi-Conference on Systems, Signals & Devices (SSD15)*, Mahadia, Tunisia, pp. 1-6., March 2015.

[23] Nian, Xiaohong, Fei Peng, and Hang Zhang. "Regenerative braking system of electric vehicle driven by brushless DC motor." *IEEE Transactions on Industrial Electronics*, vol. 61, Issue no. 10 pp.5798-5808, January 2014

[24] Hung, Chung-Wen, Cheng-Tsung Lin, Chih-Wen Liu, and Jia-Yush Yen. "A variable-sampling controller for brushless DC motor drives with low-resolution position sensors." *IEEE Transactions on Industrial Electronics*, vol. 54, Issue no. 5, pp.2846-2852, August, 2007.

[25] Feyzi, Mohammad Reza, M. Ebadpour, SA KH Mozaffari Niapour, Arshya Feizi, and R. Mousavi Aghdam. "A new single current strategy for high-performance brushless DC motor drives." *24th Canadian Conference on Electrical and Computer Engineering (CCECE)*, Niagara Falls, ON, Canada, pp. 419-424., May 2011.

[26] Jinquan, Zhang, and Gu Deying. "Control method of sensorless brushless DC motor based on neural network." *26th Chinese Control and Decision Conference (2014 CCDC)*, Changsha, China, pp. 4566-4568., June 2014.

[27] Kanjhani, Sunita P., Manab Sen Gupta, and Harpreet Singh. "Review of different control topologies for the permanent magnet brushless DC motor drives." *International Journal of Advanced Engineering Research and Studies, ISSN* (2012), vol. 2, Issue no. 1, pp.2249-8974, October 2012.

[28] Macahig, Nico Angelo. "A 6-wire 3-phase inverter topology for improved BLDC performance and harmonics." *IEEE Applied Power Electronics Conference and Exposition (APEC)*, New Orleans, LA, USA ,pp. 741-744., March 2020.

[29] Singh, Bhim, and Sanjeev Singh. "State of the art on permanent magnet brushless DC motor drives." *Journal of Power Electronics*, Vol. 9, Issue no. 1, pp.1-17, 2009

[30] TV, Dhaneesh Krishnan, and K. P. Vittal. "Review of developments in BLDC motor controllers along with study of four-quadrant operation and active Power Factor correction." *10th International Conference on Industrial and Information Systems (ICIIS)*, Peradeniya, Sri Lanka, pp. 193-198., December, 2015.

[31] Mevey, J.R. "Sensorless Field-Rriented Control of Brushless Permanent Magnet Synchronous Motors", *Master's Thesis*, Kansas State University, Manhattan, KS, USA, 2009

[32] Saleh, Kh I., M. A. Badr, and S. A. Wahsh. "Perfect field oriented brushless DC motor "*Power Engineering Society Summer Meeting. Conference Proceedings (Cat. No. 01CH37262)*, vol. 3, Vancouver, BC, Canada pp. 1433-1438, July 2001.

[33] Rusu, Calin, Iulian Birou, Mircea M. Radulescu, and Alexandru Bara. "Developing embedded control system platform for testing PMSM drives." In *2014 International Conference and Exposition on Electrical and Power Engineering (EPE)*, Iasi, Romania, pp. 677-682., October 2014.

[34] Fadli, M. Rivandi, M. Mushthofa Musyasy, Jihad Furqani, and Agus Purwadi. "Modelling of Field Orientation Control (FOC) Method in 120 kW Brushless DC Motor (BLDC)." *6th International Conference on Electric Vehicular Technology (ICEVT)*, pp. 383-389. Bali, Indonesia, November 2019.

[35] Hazari, Md Rifat, Effat Jahan, Md Ettaker Siraj, Md Tauhedull Islam Khan, and Ahmed Mortuza Saleque. "Design of a Brushless DC (BLDC) motor controller. "International Conference on Electrical Engineering and Information & Communication Technology, Dhaka, Bangladesh, pp. 1-6., October 2014.

[36] Lazor, Marek, and Marek Štulrajter. "Modified field-oriented control for smooth torque operation of a BLDC motor." In *2014 ELEKTRO*, Rajecke Teplice, pp. 180-185., Slovakia, May 2014.

[37] R. Ramamoorthy, B. Larimore and M. Bhardwaj, "Sensored field-oriented control of 3-phase permanent magnet synchronous motors using F2837x", *Application Report*, Texas Instruments, USA, 2016.



| Appendix A | | | | | | |
|---------------------|-------------------|------------|------------------------|--------------------|---------------------|--|
| Datasheets | | | | | | |
| | Product Folder | Corder Now | Technical Documents | X Tools & Software | Support & Community | Reference Design |
| TEXAS INSTRUMENT | s | | | | | DRV8320, DRV8320R DRV8323, DRV8323R |

DRV832x 6 to 60-V Three-Phase Smart Gate Driver

1 Features

- · Triple Half-Bridge Gate Driver
 - Drives 3 High-Side and 3 Low-Side N-Channel MOSFETs (NMOS)
- Smart Gate Drive Architecture
- Adjustable Slew Rate Control
- 10-mA to 1-A Peak Source Current
- 20-mA to 2-A Peak Sink Current
- Integrated Gate Driver Power Supplies
- Supports 100% PWM Duty Cycle
 - High-Side Charge Pump
 - Low-Side Linear Regulator
- 6 to 60-V Operating Voltage Range
- Optional Integrated Buck Regulator
 - LMR16006X SIMPLE SWITCHER®
 - 4 to 60-V Operating Voltage Range
 - 0.8 to 60-V, 600-mA Output Capability
- Optional Integrated Triple Current Sense Amplifiers (CSAs)
 - Adjustable Gain (5, 10, 20, 40 V/V)
 - Bidirectional or Unidirectional Support
- SPI and Hardware Interface Available
- 6x, 3x, 1x, and Independent PWM Modes
- Supports 1.8-V, 3.3-V, and 5-V Logic Inputs
- Low-Power Sleep Mode (12 µA)
- Linear Voltage Regulator, 3.3 V, 30 mA
- Compact QFN Packages and Footprints
- Efficient System Design With Power Blocks
- Integrated Protection Features
 - VM Undervoltage Lockout (UVLO)
 - Charge Pump Undervoltage (CPUV)
 - MOSFET Overcurrent Protection (OCP)
 - Gate Driver Fault (GDF)
 - Thermal Warning and Shutdown (OTW/OTSD)
 - Fault Condition Indicator (nFAULT)

2 Applications

- Brushless-DC (BLDC) Motor Modules and PMSM
- Fans, Pumps, and Servo Drives
- E-Bikes, E-Scooters, and E-Mobility
- · Cordless Garden and Power Tools, Lawnmowers
- Cordless Vacuum Cleaners
- Drones, Robotics, and RC Toys
- Industrial and Logistics Robots

3 Description

The DRV832x family of devices is an integrated gate driver for three-phase applications. The devices provide three half-bridge gate drivers, each capable of driving high-side and low-side N-channel power MOSFETs. The DRV832x generates the correct gate drive voltages using an integrated charge pump for the high-side MOSFETs and a linear regulator for the MOSFETs. low-side The Smart Gate Drive architecture supports peak gate drive currents up to 1-A source and 2-A. The DRV832x can operate from a single power supply and supports a wide input supply range of 6 to 60 V for the gate driver and 4 to 60 V for the optional buck regulator.

The 6x, 3x, 1x, and independent input PWM modes allow for simple interfacing to controller circuits. The configuration settings for the gate driver and device are highly configurable through the SPI or hardware (H/W) interface. The DRV8323 and DRV8323R devices integrate three low-side current sense amplifiers that allow bidirectional current sensing on all three phases of the drive stage. The DRV8320R and DRV8323R devices integrate a 600-mA buck regulator.

A low-power sleep mode is provided to achieve low quiescent current draw by shutting down most of the internal circuitry. Internal protection functions are provided for undervoltage lockout, charge pump fault, MOSFET overcurrent, MOSFET short circuit, gate driver fault, and overtemperature. Fault conditions are indicated on the nFAULT pin with details through the device registers for SPI device variants.

Device Information⁽¹⁾

| PART NUMBER | PACKAGE | BODY SIZE (NOM) |
|-------------|-----------|-------------------|
| DRV8320 | WQFN (32) | 5.00 mm × 5.00 mm |
| DRV8320R | VQFN (40) | 6.00 mm × 6.00 mm |
| DRV8323 | WQFN (40) | 6.00 mm × 6.00 mm |
| DRV8323R | VQFN (48) | 7.00 mm × 7.00 mm |

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Simplified Schematic



An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications, intellectual property matters and other important disclaimers. PRODUCTION DATA.

TEXAS INSTRUMENTS

DRV8320, DRV8320R DRV8323, DRV8323R SLVSDJ3D – FEBRUARY 2017 – REVISED MARCH 2022



Pin Functions—48-Pin DRV8323R Devices

| PIN | | | | | | | | |
|--------|-----------|-----------|---------|---|--|--|--|--|
| | NO. | | TYPE(1) | DESCRIPTION | | | | |
| NAME | DRV8323RH | DRV8323RS | | | | | | |
| AGND | 35 | 35 | PWR | Device analog ground. Connect to system ground. | | | | |
| BGND | 43 | 43 | PWR | Buck regulator ground. Connect to system ground. | | | | |
| CAL | 34 | 34 | 1 | Amplifier calibration input. Set logic high to internally short amplifier inputs and perform auto offset calibration. | | | | |
| CB | 44 | 44 | PWR | Buck regulator bootstrap input. Connect a X5R or X7R, 0.1-µF, 16-V, capacitor between the CB and SW pins. | | | | |
| CPH | 4 | 4 | PWR | Charge pump switching node. Connect a X5R or X7R, 47-nF, VM-rated ceramic capacitor between the CPH and CPL pins. | | | | |
| CPL | 3 | 3 | PWR | Charge pump switching node. Connect a X5R or X7R, 47-nF, VM-rated ceramic capacitor between the CPH and CPL pins. | | | | |
| DGND | 27 | 27 | PWR | Device ground. Connect to system ground. | | | | |
| DVDD | 36 | 36 | PWR | 3.3-V Internal regulator output. Connect a X5R or X7R, 1-µF, 6.3-V ceramic capacitor between the DVDD and AGND pins. This regulator can source up to 30 mA externally. | | | | |
| ENABLE | 33 | 33 | I. | Gate driver enable. When this pin is logic low the device goes to a low-power sleep mode. An 8 to 40-µs low pulse can be used to reset fault conditions. | | | | |
| FB | 1 | 1 | 1 | Buck feedback input. A resistor divider from the buck post inductor output to this pin sets the buck output voltage. | | | | |
| GAIN | 32 | 1 | 1 | Amplifier gain setting. The pin is a 4 level input pin set by an external resistor. | | | | |
| GHA | 8 | 8 | 0 | High-side gate driver output. Connect to the gate of the high-side power MOSFET. | | | | |
| GHB | 17 | 17 | 0 | High-side gate driver output. Connect to the gate of the high-side power MOSFET. | | | | |
| GHC | 18 | 18 | 0 | High-side gate driver output. Connect to the gate of the high-side power MOSFET. | | | | |
| GLA | 10 | 10 | 0 | Low-side gate driver output. Connect to the gate of the low-side power MOSFET. | | | | |
| GLB | 15 | 15 | 0 | Low-side gate driver output. Connect to the gate of the low-side power MOSFET. | | | | |
| GLC | 20 | 20 | 0 | Low-side gate driver output. Connect to the gate of the low-side power MOSFET. | | | | |
| IDRIVE | 30 | | 1 | Gate drive output current setting. This pin is a 7 level input pin set by an external resistor. | | | | |
| INHA | 37 | 37 | 1 | High-side gate driver control input. This pin controls the output of the high-side gate driver. | | | | |
| INHB | 39 | 39 | L. | High-side gate driver control input. This pin controls the output of the high-side gate driver. | | | | |
| INHC | 41 | 41 | 1 | High-side gate driver control input. This pin controls the output of the high-side gate driver. | | | | |
| INLA | 38 | 38 | Т | Low-side gate driver control input. This pin controls the output of the low-side gate driver. | | | | |
| INLB | 40 | 40 | L. | Low-side gate driver control input. This pin controls the output of the low-side gate driver. | | | | |
| INLC | 42 | 42 | L. | Low-side gate driver control input. This pin controls the output of the low-side gate driver. | | | | |
| MODE | 29 | 1000 | 1 | PWM input mode setting. This pin is a 4 level input pin set by an external resistor. | | | | |
| NC | 46 | 46 | NC | No internal connection. This pin can be left floating or connected to system ground. | | | | |
| nFAULT | 28 | 28 | OD | Fault indicator output. This pin is pulled logic low during a fault condition and requires an external pullup resistor. | | | | |

(1) PWR = power, I = input, O = output, NC = no connection, OD = open-drain output

Copy right @ 2017-2022, Texas Instruments Incorporated

Submit Documentation Feedback 9



SLVSDJ3D -FEBRUARY 2017-REVISED MARCH 2022

Pin Functions-48-Pin DRV8323R Devices (continued)

| FIN | | | | | | | | |
|-----------|-----------|--------------|---------------------|--|--|--|--|--|
| NAME | N | 0. | TYPE ⁽¹⁾ | DESCRIPTION | | | | |
| | DRV8323RH | DRV8323RS | | | | | | |
| nSCS | | 32 | - U | Serial chip select. A logic low on this pin enables serial interface communication. | | | | |
| nSHDN | 48 | 48 | 1 | Buck shutdown input. Enable and disable input (high voltage tolerant). Internal pullup current source. Pull lower than 1.25 to disable. Float to enable. Establish input undervoltage lockout with two resistor divider. | | | | |
| PGND | 2 | 2 | PWR | Device power ground. Connect to system ground. | | | | |
| SCLK | 1 | 31 | 1 | Serial clock input. Serial data is shifted out and captured on the corresponding rising and falling edge on this pin. | | | | |
| SDI | - | 30 | 1 | Serial data input. Data is captured on the failing edge of the SCLK pin. | | | | |
| SDO | | 29 | OD | Serial data output. Data is shifted out on the rising edge of the SCLK pin. This pin requires an external pullup resistor. | | | | |
| SHA | 9 | 9 | I. | High-side source sense input. Connect to the high-side power MOSFET source. | | | | |
| SHB | 16 | 16 | 1 | High-side source sense input. Connect to the high-side power MOSFET source. | | | | |
| SHC | 19 | 19 | L. | High-side source sense input. Connect to the high-side power MOSFET source. | | | | |
| SNA | 12 | 12 | 1 | Current sense amplifier input. Connect to the low-side of the current shunt resistor. | | | | |
| SNB | 13 | 13 | 1 | Current sense amplifier input. Connect to the low-side of the current shunt resistor. | | | | |
| SNC | 22 | 22 | 1 | Current sense amplifier input. Connect to the low-side of the current shunt resistor. | | | | |
| SOA | 25 | 25 | 0 | Current sense amplifier output. | | | | |
| SOB | 24 | 24 | 0 | Current sense amplifier output. | | | | |
| SOC | 23 | 23 | 0 | Current sense amplifier output. | | | | |
| SPA | 11 | 11 | L | Low-side current shunt amplifier input. Connect to the low-side power MOSFET source and high-side of the current shunt resistor. | | | | |
| SPB | 14 | 14 | L. | Low-side current shunt amplifier input. Connect to the low-side power MOSFET source and high-side of the current shunt resistor. | | | | |
| SPC | 21 | 21 | T. | Low-side current shunt amplifier input. Connect to the low-side power MOSFET source and high-side of the current shunt resistor. | | | | |
| SW | 45 | 45 | 0 | Buck switch node. Connect this pin to an inductor, diode, and the CB bootstrap capacitor. | | | | |
| VCP | 5 | 5 | PWR | Charge pump output. Connect a X5R or X7R, 1-µF, 16-V ceramic capacitor between the VCP and VM pins. | | | | |
| VDRAIN | 7 | 7 | 1 | High-side MOSFET drain sense input. Connect to the common point of the MOSFET drains. | | | | |
| VDS | 31 | 2 <u>000</u> | . I | VDS monitor trip point setting. This pin is a 7 level input pin set by an external resistor. | | | | |
| VIN | 47 | 47 | PWR | Buck regulator power supply input. Place an X5R or X7R, VM-rated ceramic capacitor between the VIN and BGND pins. | | | | |
| VM | 6 | 6 | PWR | Gate driver power supply input. Connect to the bridge power supply. Connect a XSR or X7R, 0.1-µF, VM-rated ceramic and greater then or equal to 10-uF local capacitance between the VM and PGND pins. | | | | |
| VREF | 26 | 26 | PWR | Current sense amplifier power supply input and reference. Connect a XSR or X7R, 0.1-µF, 6.3-V ceramic capacitor between the VREF and AGND pins. | | | | |
| Thermal F | Pad | | PWR | Must be connected to ground | | | | |

10 Submit Documentation Feedback

dbacl Copy right © 2017–2022, Texas Instruments Incorporated Product Folder Links: DRV8320 DRV8320R DRV8323 DRV8323R



www.ti.com



www.ti.com

DRV8320, DRV8320R DRV8323, DRV8323R SLVSDJ3D – FEBRUARY 2017 – REVISED MARCH 2022

Functional Block Diagram (continued)



Figure 17. Block Diagram for DRV8323RS

Copy right @ 2017-2022, Texas Instruments Incorporated

Submit Documentation Feedback 29



www.ti.com

DRV8320, DRV8320R DRV8323, DRV8323R

SLVSDJ3D - FEBRUARY 2017 - REVISED MARCH 2022

8.3.1.1.1 6x PWM Mode (PWM_MODE = 00b or MODE Pin Tied to AGND)

In 6x PWM mode, each half-bridge supports three output states: low, high, or high-impedance (Hi-Z). The corresponding INHx and INLx signals control the output state as listed in Table 2.

Table 2. 6x PWM Mode Truth Table

| INLx | INHx | GLx | GHx | SHx |
|------|------|-----|-----|------|
| 0 | 0 | L | L | Hi-Z |
| 0 | 1 | L | н | н |
| 1 | 0 | Н | L | L |
| 1 | 1 | L | L | Hi-Z |

8.3.1.1.2 3x PWM Mode (PWM_MODE = 01b or MODE Pin = 47 k Ω to AGND)

In 3x PWM mode, the INHx pin controls each half-bridge and supports two output states: low or high. The INLx pin is used to put the half bridge in the Hi-Z state. If the Hi-Z state is not required, tie all INLx pins to logic high. The corresponding INHx and INLx signals control the output state as listed in Table 3.

| | abic o. ox i | This mode | indui rabi | 6 |
|------|--------------|-----------|------------|------|
| INLx | INHx | GLx | GHx | SHx |
| 0 | x | L | L | Hi-Z |
| 1 | 0 | н | L | L |
| 1 | 1 | L | н | н |

Table 3. 3x PWM Mode Truth Table

8.3.1.1.3 1x PWM Mode (PWM_MODE = 10b or MODE Pin = Hi-Z)

In 1x PWM mode, the DRV832x family of devices uses 6-step block commutation tables that are stored internally. This feature allows for a three-phase BLDC motor to be controlled using one PWM sourced from a simple controller. The PWM is applied on the INHA pin and determines the output frequency and duty cycle of the half-bridges.

The half-bridge output states are managed by the INLA, INHB, and INLB pins which are used as state logic inputs. The state inputs can be controlled by an external controller or connected directly to the digital outputs of the Hall effect sensor from the motor (INLA = HALL_A, INHB = HALL_B, INLB = HALL_C). The 1x PWM mode usually operates with synchronous rectification (low-side MOSFET recirculation); however, the mode can be configured to use asynchronous rectification (MOSFET body diode freewheeling) on SPI devices. This configuration is set using the 1PWM_COM bit in the SPI registers.

The INHC input controls the direction through the 6-step commutation table which is used to change the direction of the motor when Hall effect sensors are directly controlling the state of the INLA, INHB, and INLB inputs. Tie the INHC pin low if this feature is not required.

The INLC input brakes the motor by turning off all high-side MOSFETs and turning on all low-side MOSFETs when the INLC pin is pulled low. This brake is independent of the state of the other input pins. Tie the INLC pin high if this feature is not required.

| | LOGIC AND HALL INPUTS | | | | | | | GA | TE DRIVE | OUTPUT | S ⁽¹⁾ | | |
|-------|-----------------------|----------|------|------|----------|------|---------|------|----------|--------|------------------|------|-------------------|
| | | INHC = 0 | | | INHC = 1 | | PHASE A | | PHASE B | | PHASE C | | |
| STATE | INLA | INHB | INLB | INLA | INHB | INLB | GHA | GLA | GHB | GLB | GHC | GLC | DESCRIPTION |
| Stop | 0 | 0 | 0 | 0 | 0 | 0 | L | L | L | L | L | L | Stop |
| Align | 1 | 1 | 1 | 1 | 1 | 1 | PWM | IPWM | L | Н | L | н | Align |
| 1 | 1 | 1 | 0 | 0 | 0 | 1 | L | L | PWM | IPWM | L | н | $B \rightarrow C$ |
| 2 | 1 | 0 | 0 | 0 | 1 | 1 | PWM | IPWM | L | L | L | н | $A \rightarrow C$ |
| 3 | 1 | 0 | 1 | 0 | 1 | 0 | PWM | IPWM | L | н | L | Ľ | $A \rightarrow B$ |
| 4 | 0 | 0 | 1 | 1 | 1 | 0 | L | L | L | Н | PWM | IPWM | $C \rightarrow B$ |
| 5 | 0 | 1 | 1 | 1 | 0 | 0 | L | н | L | L | PWM | IPWM | $C \rightarrow A$ |
| 6 | 0 | 1 | 0 | 1 | 0 | 1 | L | н | PWM | IPWM | L | L | $B \rightarrow A$ |

Table 4. Synchronous 1x PWM Mode

(1) IPWM is the inverse of the PWM signal.

Copy right © 2017-2022. Texas Instruments Incorporated

Submit Documentation Feedback 31



8.3.6.4 VSENSE Overcurrent Protection (SEN_OCP)

Half-bridge overcurrent is also monitored by sensing the voltage drop across the external current sense resistor with the SP pin. If at any time the voltage on the SP input of the CSA exceeds the $V_{\text{SEN_OCP}}$ threshold for longer than the toop_Deg deglitch time, a SEN_OCP event is recognized and action is done according to the OCP_MODE bit. On hardware interface devices, the V_{SENSE} threshold is fixed at 1 V, toop_Deg is fixed at 4 μ s, and the OCP_MODE for V_{SENSE} is fixed for 4-ms automatic retry. On SPI devices, the V_{SENSE} threshold is set through the SEN_LVL SPI register, the toop_Deg is set through the OCP_DEG SPI register, and the OCP_MODE bit can operate in four different modes: V_{SENSE} latched shutdown, V_{SENSE} automatic retry, V_{SENSE} report only, and V_{SENSE} disabled.

8.3.6.4.1 V_{SENSE} Latched Shutdown (OCP_MODE = 00b)

After a SEN_OCP event in this mode, all the external MOSFETs are disabled and the nFAULT pin is driven low. The FAULT and SEN_OCP bits are latched high in the SPI registers. Normal operation starts again (gate driver operation and the nFAULT pin is released) when the SEN_OCP condition clears and a clear faults command is issued either through the CLR_FLT bit or an ENABLE reset pulse (t_{RST}).

8.3.6.4.2 V_{SENSE} Automatic Retry (OCP_MODE = 01b)

After a SEN_OCP event in this mode, all the external MOSFETs are disabled and the nFAULT pin is driven low. The FAULT, SEN_OCP, and corresponding sense OCP bits are latched high in the SPI registers. Normal operation starts again automatically (gate driver operation and the nFAULT pin is released) after the t_{RETRY} time elapses. The FAULT, SEN_OCP, and sense OCP bits stay latched until the t_{RETRY} period expires.

8.3.6.4.3 V_{SENSE} Report Only (OCP_MODE = 10b)

No protective action occurs after a SEN_OCP event in this mode. The overcurrent event is reported by driving the nFAULT pin low and latching the FAULT and SEN_OCP bits high in the SPI registers. The gate drivers continue to operate. The external controller manages the overcurrent condition by acting appropriately. The reporting clears (nFAULT released) when the SEN_OCP condition clears and a clear faults command is issued either through the CLR_FLT bit or an ENABLE reset pulse (t_{RST}).

8.3.6.4.4 V SENSE Disabled (OCP_MODE = 11b or DIS_SEN = 1b)

No action occurs after a SEN_OCP event in this mode. The SEN_OCP bit can be disabled independently of the VDS_OCP bit by using the DIS_SEN SPI register.

8.3.6.5 Gate Driver Fault (GDF)

The GHx and GLx pins are monitored such that if the voltage on the external MOSFET gate does not increase or decrease after the t_{DRWE} time, a gate driver fault is detected. This fault may be encountered if the GHx or GLx pins are shorted to the PGND, SHx, or VM pins. Additionally, a gate driver fault may be encountered if the selected l_{DRWE} setting is not sufficient to turn on the external MOSFET within the t_{DRWE} period. After a gate drive fault is detected, all external MOSFETs are disabled and the nFAULT pin driven low. In addition, the FAULT, GDF, and corresponding VGS bits are latched high in the SPI registers. Normal operation starts again (gate driver operation and the nFAULT pin is released) when the gate driver fault condition clears and a clear faults command is issued either through the CLR_FLT bit or an ENABLE reset pulse (t_{RST}). On SPI devices, setting the DIS_GDF bit high disables this protection feature.

Gate driver faults can indicate that the selected I_{DRIVE} or t_{DRIVE} settings are too low to slew the external MOSFET in the desired time. Increasing either the I_{DRIVE} or t_{DRIVE} setting can resolve gate driver faults in these cases. Alternatively, if a gate-to-source short occurs on the external MOSFET, a gate driver fault is reported because of the MOSFET gate not turning on.

8.3.6.6 Thermal Warning (OTW)

If the die temperature exceeds the trip point of the thermal warning (T_{OTW}), the OTW bit is set in the registers of SPI devices. The device performs no additional action and continues to function. When the die temperature falls lower than the hysteresis point of the thermal warning, the OTW bit clears automatically. The OTW bit can also be configured to report on the nFAULT pin by setting the OTW_REP bit to 1 through the SPI registers.

Copy right © 2017-2022, Texas Instruments Incorporated

Submit Documentation Feedback 49



www.ti.com

SLVSDJ3D -FEBRUARY 2017-REVISED MARCH 2022 8.3.6.7 Thermal Shutdown (OTSD)

If the die temperature exceeds the trip point of the thermal shutdown limit (T_{OTSD}), all the external MOSFETs are disabled, the charge pump is shut down, and the nFAULT pin is driven low. In addition, the FAULT and TSD bits are latched high. Normal operation starts again (gate driver operation and the nFAULT pin is released) when the overtemperature condition clears. The TSD bit stays latched high indicating that a thermal event occurred until a clear fault command is issued either through the CLR_FLT bit or an ENABLE reset pulse (t_{RST}). This protection feature cannot be disabled.

8.4 Device Functional Modes

8.4.1 Gate Driver Functional Modes

8.4.1.1 Sleep Mode

DRV8320, DRV8320R

DRV8323, DRV8323R

The ENABLE pin manages the state of the DRV832x family of devices. When the ENABLE pin is low, the device goes to a low-power sleep mode. In sleep mode, all gate drivers are disabled, sense amplifiers (if present) are disabled, all external MOSFETs are disabled, the charge pump is disabled, the DVDD regulator is disabled, and the SPI bus is disabled. The LMR16006X buck regulator (if present) is not controlled by the ENABLE pin and can be operated independently of the gate driver. The t_{SLEEP} time must elapse after a falling edge on the ENABLE pin before the device goes into sleep mode.

NOTE

The INHx and INLx pins should be low before t_{RST} (max 40 µs) after ENABLE goes low to prevent the GHx and GLx outputs from entering into Hi-Z state while any of the gates are high.

Figure 43 shows the behavior of the device after ENABLE goes low when the INHx and INLx pins are low prior to the time when the driver outputs ignore the inputs 50 µs after ENABLE goes low. The GHx and GLx pins will remain low as the device begins the process to enter sleep mode. Figure 44 shows the behavior of the device if the input PWMs are not pulled low prior to the driver outputs ignoring the inputs. The GHx and GLx pins will follow the inputs for 50 µs after ENABLE goes low, then will become Hi-Z until nFAULT goes low up to 400 µs after ENABLE is low. To avoid this behavior, the INHx and INLx pins should be low before t_{RST} (max 40 µs) after ENABLE goes low as shown in Figure 43 to avoid the GHx and GLx outputs going into Hi-Z state while any of the gate outputs are high.



The device comes out of sleep mode automatically if the ENABLE pin is pulled high. The t_{WAKE} time must elapse before the device is ready for inputs.

dback Copy right © 2017–2022, Texas Instruments Incorporated
Product Folder Links: DRV8320 DRV8320R DRV8323 DRV8323R

 WWW.tl.com
 DRV8320, DRV8320R DRV8323, DRV8323R

 WWW.tl.com
 SLVSDJ3D - FEBRUARY 2017 - REVISED MARCH 2022

$$V_{O} = (V_{VREF} - 0.25 V) - \frac{V_{VREF}}{2}$$
(19)

Use Equation 20 to calculate the approximate value of the selected sense resistor with $V_{\rm 0}$ calculated using Equation 19,

$$R = \frac{V_0}{A_V \times I} \quad P_{SENSE} > I_{RMS}^2 \times R$$
(20)

From Equation 19 and Equation 20, select a target gain setting based on the power rating of the target sense resistor.

9.2.1.2.4.1 Example

In this system example, the value of the VREF voltage is 3.3 V with a sense current from -40 to +40 A. The linear range of the SOx output is 0.25 V to $V_{VREF} - 0.25$ V (from the V_{LINEAR} specification). The differential range of the sense amplifier input is -0.3 to +0.3 V (V_{DIFF}).

$$V_{0} = (3.3 \text{ V} - 0.25 \text{ V}) - \frac{3.3 \text{ V}}{2} = 1.4 \text{ V}$$

$$R = \frac{1.4 \text{ V}}{\text{A}_{V} \times 40 \text{ A}} \quad 2 \text{ W} > 28.3^{2} \times \text{R} \rightarrow \text{R} < 2.5 \text{ m}\Omega$$
(21)
$$2.5 \text{ m}\Omega > \frac{1.4 \text{ V}}{1.4 \text{ V}} \rightarrow \text{A}_{V} > 14$$

$$\frac{1}{A_V} \times 40 \text{ A} \xrightarrow{\rightarrow} A_V > 14 \tag{23}$$

Therefore, the gain setting must be selected as 20 V/V or 40 V/V and the value of the sense resistor must be less than 2.5 m Ω to meet the power rating for the sense resistor. For this example, the gain setting was selected as 20 V/V. The value of the resistor and worst case current can be verified that R < 2.5 m Ω and I_{max} = 40 A does not violate the differential range specification of the sense amplifier input (V_{SPD}).

9.2.1.2.5 Buck Regulator Configuration (DRV8320R and DRV8323R)

For a detailed design procedure and information on selecting the correct buck regulator external components, refer to the *LMR16006 SIMPLE SWITCHER*® 60 V 0.6 A Buck Regulators With High Efficiency Eco-mode data sheet.



9.2.1.3 Application Curves

Copy right @ 2017-2022, Texas Instruments Incorporated

Submit Documentation Feedback 65



66 Submit Documentation Feedback

Copyright @ 2017-2022, Texas Instruments Incorporated

| W.ti.com | DRV8320, DRV8320 DRV8323, DRV8323 SLVSDJ3D-FEBRUARY 2017-REM SED MARCH 202 |
|--|---|
| te i te junea junçees i te junea j | He Stal Marker Healther He Haven Statem Marker Hallings Marker Hallings Marker Hallings Hall H |
| | |
| | 4 |
| | |
| × | • |
| | |
| 1000000 1000 (1619) 2000000 200000 20000000 20000000 20000000 20000000 20000000 20000000 200000000 20000000000 200000000000 20000000000000 2000000000000000000000000000000000000 | Comparison Mich S, units Comparison Display Display |
| | |

Copy right@ 2017-2022, Texas Instruments Incorporated

Submit Documentation Feedback 67

Ordering & quality



CSD88584Q5DC SLPS598D – MAY 2017 – REVISED DECEMBER 2018

CSD88584Q5DC 40-V Half-Bridge NexFET[™] Power Block

1 Features

TEXAS

Half-bridge power block

INSTRUMENTS

- High-density SON 5-mm × 6-mm footprint
- Low R_{DS(ON)} for minimized conduction losses
- 2.4-W P_{Loss} at 35 A
 DualCool[™] thermally enhanced package
- Ultra-Low-inductance package
- RoHS compliant
- Halogen free
- Lead-free terminal plating

2 Applications

- Three-Phase Bridge for Brushless DC Motor Control
- Up to 8s Battery Power Tools
- Other Half and Full Bridge Topologies



Power Block Schematic



3 Description

The CSD88584Q5DC 40-V power block is an optimized design for high-current motor control applications, such as handheld, cordless garden and power tools. This device utilizes TI's patented stacked die technology in order to minimize parasitic inductances while offering a complete half bridge in a space saving thermally enhanced DualCool[™] 5-mm × 6-mm package. With an exposed metal top, this power block device allows for simple heat sink application to draw heat out through the top of the package and away from the PCB, for superior thermal performance at the higher currents demanded by many motor control applications.

Support & training



Device Information

| DEVICE | QTY | MEDIA | PACKAGE | SHIP |
|---------------|------|--------------|--------------------------------------|-------------|
| CSD88584Q5DC | 2500 | 13-Inch Reel | SON | Таре |
| CSD88584Q5DCT | 250 | 7-Inch Reel | 5.00-mm × 6.00-mm Plastic Package | and Reel |



An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications, intellectual property matters and other important disclaimers. PRODUCTION DATA.



MagAlpha MA700 Angular Sensor for Position Control with Side-Shaft Positioning Capability

The Future of Analog IC Technology

DESCRIPTION

The MagAlpha MA700 is a robust, contactless, angle encoder. The IC detects the absolute angular position of a permanent magnet, typically a diametrically magnetized cylinder attached to the rotor. The data acquisition and processing is extremely fast, allowing accurate angle measurement at speeds from 0 to 100,000 RPM

The MA700 supports a wide range of magnetic field strengths and spatial configurations, which help to relax mechanical tolerances and simplify system design. Both end-of-shaft magnet and off axis magnet positioning (side-shaft mounting) topologies are supported.

Please See Position Sensor Design Support for All Supporting Software

TYPICAL APPLICATION

PRELIMINARY SPECIFICATIONS SUBJECT TO CHANGE

FEATURES

- 11-Bit Resolution Absolute Angle Encoder
- 500kHz Refresh Rate
- Ultra-Low Latency: 3µs
- Serial Interface for Data Readout and settings
- 10-Bit Incremental Output (A, B, Z)
- Built-In Linearization for Side-Shaft Mounting
- 3.3V, 7.7mA Supply
- Available in a QFN-16 (3mmx3mm) Package

APPLICATIONS

- Servo Drives
- Robotics
- Automotive
- PSM/BLDC Motors
- Encoders

All MPS parts are lead-free, halogen-free, and adhere to the RoHS directive. For MPS green status, please visit the MPS website under Quality Assurance. "MPS" and "The Future of Analog IC Technology" are registered trademarks of Monolithic Power Systems, Inc.

incremental position sensing

Quadrature

Absolute position sensing and MA 700 programming 100 nF Controller Device

Device Decoder MISO A SPI MOSI Interface вΓ master SCI K z [3.3 V CS MA 700 GND 1

1

 MA700 Rev. 1.3
 www.MonolithicPower.com

 2/22/2017
 MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.

 Preliminary Specifications Subject to Change
 © 2017 MPS. All Rights Reserved.



STM32F446xC/E

Arm[®] Cortex[®]-M4 32-bit MCU+FPU, 225 DMIPS, up to 512 KB Flash/128+4 KB RAM, USB OTG HS/FS, seventeen TIMs, three ADCs and twenty communication interfaces

Datasheet - production data

Features

- Core: Arm[®] 32-bit Cortex[®]-M4 CPU with FPU, Adaptive real-time accelerator (ART Accelerator) allowing 0-wait state execution from Flash memory, frequency up to 180 MHz, MPU, 225 DMIPS/1.25 DMIPS/MHz (Dhrystone 2.1), and DSP instructions
- Memories
 - 512 Kbytes of Flash memory
 - 128 Kbytes of SRAM
 - Flexible external memory controller with up to 16-bit data bus: SRAM, PSRAM, SDRAM/LPSDR SDRAM, NOR/NAND Flash memories
 - Dual mode QuadSPI interface
- LCD parallel interface, 8080/6800 modes
- Clock, reset and supply management
- 1.7 V to 3.6 V application supply and I/Os
- POR, PDR, PVD and BOR
- 4 to 26 MHz crystal oscillator
- Internal 16 MHz factory-trimmed RC (1% accuracy)
- 32 kHz oscillator for RTC with calibration
- Internal 32 kHz RC with calibration
- Low power
 - Sleep, Stop and Standby modes
 - $\,$ V_{BAT} supply for RTC, 20×32 bit backup
 - registers plus optional 4 KB backup SRAM 3× 12-bit, 2.4 MSPS ADC: up to 24 channels
- and 7.2 MSPS in triple interleaved mode 2× 12-bit D/A converters
- General-purpose DMA: 16-stream DMA
- controller with FIFOs and burst support
- Up to 17 timers: 2x watchdog, 1x SysTick timer and up to twelve 16-bit and two 32-bit timers up to 180 MHz, each with up to four IC/OC/PWM or pulse counter
- Debug mode
- SWD and JTAG interfaces

This is information on a product in full production.

– Cortex[®]-M4 Trace Macrocell[™]



- Up to 114 I/O ports with interrupt capability – Up to 111 fast I/Os up to 90 MHz
- Up to 112 5 V-tolerant I/Os
- Up to 20 communication interfaces – SPDIF-Rx
 - Up to 4× I²C interfaces (SMBus/PMBus)
 - Up to four USARTs and two UARTs
 - (11.25 Mbit/s, ISO7816 interface, LIN, IrDA, modem control)
 - Up to four SPIs (45 Mbits/s), three with muxed I²S for audio class accuracy via internal audio PLL or external clock
 - 2x SAI (serial audio interface)
 - 2× CAN (2.0B Active)
 - SDIO interface
 - Consumer electronics control (CEC) I/F
- Advanced connectivity
 - USB 2.0 full-speed device/host/OTG controller with on-chip PHY
 - USB 2.0 high-speed/full-speed device/host/OTG controller with dedicated DMA, on-chip full-speed PHY and ULPI
 - Dedicated USB power rail enabling on-chip PHYs operation throughout the entire MCU power supply range
 - 8- to 14-bit parallel camera interface up to 54 Mbytes/s
- CRC calculation unit
- RTC: subsecond accuracy, hardware calendar
- 96-bit unique ID

Table 1. Device summary

| Reference | Part numbers | |
|---------------|--|--|
| STM32F446xC/E | STM32F446MC, STM32F446ME, STM32F446RC, STM32F446RE, STM32F446VC, STM32F446VE, STM32F446VC, STM32F446VE, | |

January 2021

DS10693 Rev 10

1/198

www.st.com

Appendix B

Code

AB.1. Motor Controller Code

Open-Source Code Details -

Author – Ben Katz

Link - https://os.mbed.com/users/benkatz/code/HKC_MiniCheetah/

IDE – Mbed Online IDE

Only the modified sections of the code are included -

1. CAN com.cpp #include "CAN_com.h" #define P MIN -12.5f #define P MAX 12.5f #define V_MIN -65.0f #define V_MAX 65.0f #define KP_MIN 0.0f #define KP_MAX 50.0f #define KD_MIN 0.0f #define KD_MAX 0.6f #define T_MIN -0.5f #define T MAX 0.5f void pack reply(CANMessage *msg, float p, float v, float t){ int p_int = float_to_uint(p, P_MIN, P_MAX, 16); int v_int = float_to_uint(v, V_MIN, V_MAX, 12); int t int = float to uint(t, -T MAX, T MAX, 12); msg->data[0] = CAN ID;msg->data[1] = p int>>8;msg->data[2] = p_int&0xFF; $msg->data[3] = v_int>>4;$ $msg->data[4] = ((v_int\&0xF) << 4) + (t_int>>8);$ msg->data[5] = t_int&0xFF; printf(" Commands:\n\r"); void unpack_cmd(CANMessage msg, ControllerStruct * controller){ int p_int = (msg.data[0]<<8)|msg.data[1];</pre> int v int = (msg.data[2] << 4) | (msg.data[3] >> 4);

M.Tech (Power Electronics), EEE Dept., RVCE Bengaluru

amith

int kp int = ((msg.data[3]&0xF) << 8)|msg.data[4];

int kd int = (msg.data[5] << 4) | (msg.data[6] >> 4);

int t int = $((msg.data[6]\&0xF) \le 8)|msg.data[7];$

controller->p_des = uint_to_float(p_int, P_MIN, P_MAX, 16);

controller->v_des = uint_to_float(v_int, V_MIN, V_MAX, 12);

controller->kp = uint_to_float(kp_int, KP_MIN, KP_MAX, 12);

controller->kd = uint_to_float(kd_int, KD_MIN, KD_MAX, 12);

controller->t ff = uint to float(t int, T MIN, T MAX, 12);

//printf("Received ");

//printf("%.3f %.3f %.3f %.3f %.3f %.3f", controller->p_des, controller->v_des, controller->kp, controller->kd, controller->t_ff, controller->i_q_ref); amiz

//printf("\n\r");

}

2. current_controller_config.h

#ifndef CURRENT_CONTROLLER_CONFIG_H #define CURRENT CONTROLLER CONFIG H

// Current controller///

| #define K_D .05f // | / Loop gain, Volts/Amp |
|---------------------------------------|-----------------------------------|
| #define K_Q .05f // | / Loop gain, Volts/Amp |
| #define K_SCAL <mark>E 0.0001f</mark> | // K_loop/Loop BW (Hz) 0.0042 |
| #define KI_D 0.04 <mark>55f</mark> | // PI zero, in radians per sample |
| #define KI_Q 0.0455f | // PI zero, in radians per sample |
| #define V_BUS 12.0f | // Volts |
| #define OVERMODULATION | 1.15f // 1.0 = no overmodulation |
| #define D_INT_LIM V_BUS/(| [K_D*KI_D) // Amps*samples |
| #define Q_INT_LIM V_BUS/(| K_Q*KI_Q) // Amps*samples |
| //Observer// | THAT |
| #define DT 0.000025f | |

3. hw config.h

#ifndef HW CONFIG H #define HW CONFIG H #define PIN U PA 10 #define PIN V PA 9 #define PIN_W PA_8 #define ENABLE PIN PA 11 // Enable gate drive pin Design and Implementation of BLDC Drive for Single Knee Joint Active Exoskeleton #define LED PC 5 // LED Pin

| define I_SCALE 0.1007080075f //0.00287737165f // Amps per A/D Count |
|---|
| define V_SCALE 0.012890625f // Bus volts per A/D Count |
| define DTC_MAX 0.94f // Max phase duty cycle |
| define DTC_MIN 0.0f // Min phase duty cycle |
| define PWM_ARR 0x8CA /// timer autoreload value |
| define DTC_COMP .000f /// deadtime compensation (100 ns / 25 us) |
| endif |

4. motor_config.h

| #define DTC_COMP .000f /// deadtime compensation (100 ns / 25 us) |
|--|
| #endif |
| 4. motor_config.h |
| #define MOTOR_CONFIG_H |
| #define R_PHASE 0.1f //Ohms |
| #define L_D 0.00004f //Henries |
| #define L_Q 0.00004f //Henries |
| #define KT .012f //N-m per peak phase amp, = WB*NPP*3/2 |
| #define NPP 12 //Number of pole pairs |
| #define GR 6.0f //Gear ratio |
| #define KT_OUT 0.07f //KT*GR |
| #define WB 0.0011f //Flux linkage, Webers. |
| #define R_TH 1.25f //Kelvin per watt |
| #define INV_M_TH 0.02825f //Kelvin per joule |
| #define T_AMBIENT 25.0f // ambient temperature during temp calibration |

5. main.cpp

if(isnan(E_OFFSET)){E_OFFSET = 0.0f;} if(isnan(M_OFFSET)){M_OFFSET = 0.0f;} $if(isnan(I_BW) || I_BW = -1) \{I_BW = 1000;\}$ if(isnan(I_MAX) || I_MAX ==-1){I_MAX=5;} $if(isnan(I_FW_MAX) \parallel I_FW_MAX ==-1)\{I_FW_MAX=1.5f;\}$ if(isnan(CAN_ID) || CAN_ID==-1){CAN_ID = 1;} if(isnan(CAN_MASTER) || CAN_MASTER==-1){CAN_MASTER = 0;} if(isnan(CAN TIMEOUT) || CAN TIMEOUT==-1){CAN TIMEOUT = 1000;} if(isnan(R_NOMINAL) \parallel R_NOMINAL==-1){R_NOMINAL = 0.0f;} if(isnan(TEMP_MAX) || TEMP_MAX==-1){TEMP_MAX = 125.0f;} $if(isnan(I_MAX_CONT) \parallel I_MAX_CONT ==-1) \{I_MAX_CONT = 1.7f;\}$

```
if((state == MOTOR MODE))
    {
       int p_int = 1;
       if (!enable) {
         p_int = 65535;
         }
       else {
                                   kshana Samir
         p int = 1;
         }
       int v_int = 500;
       int kp_int = 2000;
       int kd int = 2000;
       int t_int = 500;
       controller.p_des = uint_to_float(p_int, -12.5f, 12.5f, 16);
       controller.v_des = uint_to_float(v_int, -65.0f, 65.0f, 12);
       controller.kp = uint_to_float(kp_int, 0.0f, 50.0f, 12);
       controller.kd = uint to float(kd int, 0.0f, 0.6f, 12);
       controller.t ff = uint to float(t int, -0.5f, 0.5f, 12);
       pc.printf("%f \t %f \t %f \t \n\r", controller.theta_mech, controller.dtheta_mech,
controller.i_q_filt*KT_OUT);
```

AB.2. Main Controller Code

}

| Open-Source Code Details – |
|--|
| IDE – Arduino IDE |
| void pack_cmd() { |
| byte buf[8]; |
| ///limit data to within bounds/// |
| float p_des = constrain(p_in, P_MIN, P_MAX); |
| float v_des = constrain(v_in, V_MIN, V_MAX); |
| float kp = constrain(kp_in, KP_MIN, KP_MAX); |
| float kd = constrain(kd_in, KD_MIN, KD_MAX); |
| float t_ff = constrain(t_in, T_MIN, T_MAX); |
| /// convert floats to unsugned ints/// |
| unsigned int p_int = float_to_uint(p_des, P_MIN, P_MAX, 16); |
| unsigned int v_int = float_to_uint(v_des, V_MIN, V_MAX, 12); |
| unsigned int kp_int = float_to_uint(kp, KP_MIN, KP_MAX, 12); |

M.Tech (Power Electronics), EEE Dept., RVCE Bengaluru
| Design and Implementation of BLDC Drive for Single Knee Joint Active Exoskeleton | 2021-22 |
|---|---------|
| unsigned int kd_int = float_to_uint(kd, KD_MIN, KD_MAX, 12); | |
| unsigned int t_int = float_to_uint(t_ff, T_MIN, T_MAX, 12); | |
| /// pack into the CAN buffer/// | |
| buf[0] = p_int >> 8; | |
| buf[1] = p_int & 0xFF; | |
| buf[2] = v_int >> 4; | |
| buf[3] = ((v_int & 0xF) << 4) (kp_int >> 8); | |
| $buf[4] = kp_int \& 0xFF;$ | |
| buf[5] = kd_int >> 4; | 0 |
| $buf[6] = ((kd_int \& 0xF) \le 4) (t_int >> 8);$ | (R) |
| buf[7] = t_int & 0xFF; | |
| CAN.sendMsgBuf(0x01, 0, 8, buf); | |
| } | X |
| 1,0 | 5. |
| void unpack_reply() { | |
| byte len $= 0;$ | 21 |
| byte buf[8]; | |

```
void unpack_reply() {
 byte len = 0;
 byte buf[8];
 CAN.readMsgBuf(&len, buf);
 unsigned long canID = CAN.getCanId();
 ///unpack ints from can buffer///
 unsigned int id = buf[0];
 unsigned int p int = (buf[1] \le 8) | buf[2];
 unsigned int v_int = (buf[3] \le 4) | (buf[4] >> 4);
 unsigned int i int = ((buf[4] \& 0xF) \le 8) | buf[5];
 ///convert uints to floats///
 p_out = uint_to_float(p_int, P_MIN, P_MAX, 16);
 v_out = uint_to_float(v_int, V_MIN, V_MAX, 12);
 t_out = uint_to_float(i_int, -T_MAX, T_MAX, 12);
```

}

unsigned int float_to_uint(float x, float x_min, float x_max, int bits) {

///converts a float to an unsigned int, given range and number of bits/// float span = x_max - x_min; float offset = x_min; unsigned int pgg = 0; if (bits == 12) { pgg = (unsigned int)((x - offset) * 4095.0 / span);

M.Tech (Power Electronics), EEE Dept., RVCE Bengaluru

```
}
 if (bits == 16) {
  pgg = (unsigned int) ((x - offset) * 65535.0 / span);
 }
 return pgg;
}
float uint to float(unsigned int x int, float x min, float x max, int bits) {
 float span = x_max - x_min;
                                                                 Samith
                                   ksna
 float offset = x \min;
 float pgg = 0;
 if (bits == 12) {
  pgg = ((float)x_int) * span / 4095.0 + offset;
 }
 if (bits == 16) {
  pgg = ((float)x_int) * span / 65535.0 + offset;
 }
 return pgg;
}
AB.3. MATLAB Gain Calculating Code
clear()
%%% System Parameters %%%%
R = .01; % Resistance in Ohms
L = 0.00004; % Inductance in Henries
Ts = .000025; % Sample period
wc = pi/10; % Crossover frequency, in Radians per sample
%%%
s = tf('s');
sys = 1/(L*s + R); % Continuous time transfer function
z = tf('z', Ts);
sys d = c2d(sys, Ts); % Zero order hold equivalent
ki = 1 - exp(-R*Ts/L) % Calculate Ki
```

 $k = R^{*}((wc)/(1-exp(-R^{*}Ts/L)))$ % Calculate loop gain

controller = k*(1 + ki/((z-1))); % PI controller transfer function



Exoskeleton Power and Torque Requirements Based on Human Biomechanics - Army Research Laboratory, USA

muscle mechanics, energy transfer, and neural factors. Therefore, actuator and power supply design criteria should be based on data from locomotion studies, not isokinetic studies.

Table 2. Maximum joint moments during walking, running, and concentric isokinetic testing

| Joint | Muscle Group | Walking | Running | Isokinetic |
|-------|----------------------|-----------------------------|---------|---|
| Hip | Extensors Flexors | 15-140 [100] 40-120 [70] | 40-80 | 300 170 |
| Knee | Extensors | 5-140 [80] | 125-273 | 235 (50°/s), 166 (60°/s), 154 (180°/s), 120 (400°/s) |
| | Flexors | 15-50 [30] | | 93 (60°/s), 70 (180°/s) |
| Ankle | Plantarflexors | 85-165 [130] | 180-240 | 89 (30°/s), 50 (90°/s), 21 (180°/s) |

Note: Moments given in newton meters; average peak values in brackets; angular velocities in parentheses. For walking, knee angular velocity is $\approx 100^{\circ}$ /s, and ankle angular velocity is $\approx 50^{\circ}$ /s at the time when peak moment occurs.

Table 3. Maximum joint powers generated during walking, running, and concentric isokinetic testing

| Joint | Muscle Group | Walking | Running | Isokinetic |
|-------|----------------------|-----------------|----------|---|
| Hip | Extensors | 0-175 | 160-660 | 200 (100°/s) |
| Knee | Extensors Flexors | 10-235 10-50 | 210-1050 | 205 (50°/s), 840 (400°/s) 97 (60°/s), 220 (180°/s) |
| Ankie | Plantarflexors | 180-790 | 550-1580 | 47 (30°/s), 79 (90°/s), 66 (180°/s) |

Note: Powers given in watts; angular velocities in parentheses. For walking, ankle angular velocity is $\approx 200^{\circ}$ /s at the time when peak power occurs.

6. Lower Limb Kinematics and Kinetics for Various Activities

6.1 Walking

6.1.1 Walking at a Normal Speed

The biomechanics of "normal" walking at a natural pace are well established. Kinematic (Kadaba, Ramakrishnan, & Wootten, 1990) and normalized (to body mass) kinetic (Eng & Winter, 1995) data for all three planes of motion are given in Appendix A (Figures A-1, A-2, and A-3 for the hip, knee, and ankle, respectively). Examining the joint angle data, one finds that the



International Research Journal of Engineering and Technology (IRJET) Volume: 09 Issue: 06 | June 2022

www.irjet.net

e-ISSN: 2395-0056 p-ISSN: 2395-0072

Comparitive Analysis of Speed and Position Control of BLDC Motor via Field Oriented Control Using SPWM and SVPWM Schemes

Sanjan P S1, Dr. Madhu B R2

¹Department of Electrical and Electronics, RV College of Engineering, Bangalore, India ²Assistant Professor, Department of Electrical and Electronics, RV College of Engineering, Bangalore, India

Abstract- In this paper, a comparative analysis is carried out on the performance of a Field Oriented Controlled (FOC) based speed and position control of BLDC motor using Sinusoidal Pulse Width Modulation (SPWM) and Space Vector Pulse Width Modulation (SVPWM) schemes. FOC is used in high performance commonly motor driver/controller for its superior performance such as high efficiency and lower torque ripple content, especially in applications such as robotics, electric vehicles, power tools, etc. Advancements in Digital Signal Processors and lower costs have allowed this technique to be used in more high-performance applications. The overall performance also depends on PWM control scheme used. SPWM and SVPWM techniques are two most commonly used techniques in motor control and inverter control applications. Hence a comparison study is carried out with the two schemes using Simulink. In light loading conditions, the results show that the performance is quite similar, but on closer inspection, SVPWM based FOC offers better performance compared to SPWM based FOC.

Keywords—FOC; BLDC; SVPWM: SPWM: Clarke Transformation; Park Transformation;

I. INTRODUCTION

Over the years, Brushless DC Motors (BLDC), a type of permanent magnet synchronous motor has gained wide spread popularity. Now, it is commonly used in electric vehicles, precision motor control applications such as CNCs and robotic arms, power tools, aerospace applications, drones etc. This is due to its high-power density, high efficiency, more robust and reliable compared to a typical brushed DC motor, also, high rotor speeds can be achieved and quieter operation. Typical construction of a BLDC motor uses an armature that is stationery with the three phase coils arranged 120° electrical apart and permanent magnets are attached on the rotor. Due to this type of construction, the commutation needs to be done electronically unlike a brushed DC motor that commutates mechanically. In order to control a BLDC motor, the current flowing through each coil needs to be controlled, by doing so, the net magnetic field vector can be controlled (i.e., both direction of rotation and magnitude). The rotor magnetic field catches up with the net stator magnetic field vector to produce torque, since the strength of magnetic field is directly dependent on the current flowing in the coils, the torque can be controlled [1-3].

Various BLDC control techniques have been defined in literature, these include, trapezoidal control that involves controlling the current through any two pair of coils

simultaneously, the sequence of firing is decided by a lookup table and feedback from the hall effect sensors that measure rotor position. Although this technique is simple to implement, it does not provide smooth and precise motor control. Sinusoidal control involves controlling the three phase currents though the coils sinusoidally as the motor rotates. This results in a smoothly rotating magnetic field vector; therefore, it eliminates the torque ripples and commutation spikes. One of the drawbacks with this technique is that its performance degrades at higher speeds because of the time variant nature of the control scheme that causes the breakdown due to limited bandwidth of PI (Proportional Integral) Controller. Field-oriented control, also called as vector control is a scheme that offers great performance and efficiency. In this technique, the stator currents of the motor are represented in dq reference frame. One vector corresponds to the magnetic flux of the rotor and the other vector represents the torque. By manipulating these vectors based on the desired output required, the motor is controlled. A detailed explanation of this scheme is provided in section. Although this scheme requires high processing requirements, recent advancements and reduction of cost in microprocessor and power electronics technology have led to wide spread usage of this scheme in AC motor drives [2-3].

For field-oriented control and various other industrial application, two of the most commonly used PWM (Pulse Width Modulation) schemes to control the inverter are SPWM (Sinusoidal PWM) and SVPWM (Space Vector PWM). In SPWM technique, two different signal types are used sinusoidal reference waveforms and a high frequency triangular waveform (i.e., carrier waveform) for comparison to generate pulses. In SVPWM, the rotating space vector of either the reference voltage or current is recomposed by taking the vector sum of available base vectors [5-8].

Position control requires feedback of the rotor position, usually encoders are used to sense the rotor position. There are various types of encoders such as magnetic and optical encoders, in this there are incremental and absolute types. Depending on the application and accuracy it demands an appropriate encoder is selected. An encoder can provide information on direction of rotation, speed, amount of rotation and position. The sensitivity of an encoder is defined by its resolution. In general, a typical FOC based speed and position control is shown in Fig. 1. It consists of three control loops. Position control loop feeds the speed control loop, this inturn feeds the current control loop [9-121



Fig. 1. General Block Diagram of Position and Speed Control of BLDC Motor Using FOC

П. MODELLING OF THE BLDC MOTOR

Let's assume a system of BLDC motor connected via a three-phase inverter and powered by a DC source as shown in Fig.2. To model the motor, consider a star connected configuration for the BLDC motor [2] and assuming a balanced three phase system, then, R = Ra + Rb + Rc.

$$V_a = RI_a + (L - M)\frac{dI_a}{dt} + e_a$$
⁽¹⁾

$$I_b' = RI_b + (L - M)\frac{dI_b}{dt} + e_b$$
⁽²⁾

$$V_c = RI_c + (L - M)\frac{dI_c}{dt} + e_c$$
⁽³⁾



Fig. 2. Equivalent Circuit of BLDC Motor

In equation (1-3),

Va, Vb, Vc = phase voltages

ı

R = Armature resistance

L = Armature self-inductance

M = Mutual inductance

Ia, ib, ic = phase current

The back emf of the motor is written as shown in (4-7)-1º 110 \

$$e_a = \kappa_w f(\theta_e) \omega \qquad (4) \qquad 12$$
$$e_b = K_w f(\theta_e - \frac{2\pi}{3}) \omega \qquad (5)$$

$$e_c = K_w f(\theta_e + \frac{2\pi}{3})\omega \tag{6}$$

$$f = \begin{cases} 1 & 0 \le \theta_e \le \frac{2\pi}{3} \\ 1 - \frac{6}{\pi} (\theta_e - \frac{2\pi}{3}) & \frac{2\pi}{3} \le \theta_e \le \pi \\ -1 & \pi \le \theta_e \le \frac{5\pi}{3} \\ -1 - \frac{6}{\pi} (\theta_e - \frac{5\pi}{3}) & \frac{5\pi}{3} \le \theta_e \le 2\pi \end{cases}$$
(7)

The electrical angle, $\theta e = (P/2)\theta m$, where θm is the mechanical angle of the rotor and P are the number of pole pairs. The function given by f in (7) gives the back emf that is trapezoidal in nature for phase A of the motor. Kw is the back emf constant and ω is the rotor speed.

The electromagnetic torque in both electrical form and mechanical form is given in (8) and (9) respectively.

$$T_{em} = \frac{1}{\omega} (e_a i_a + e_b i_b + e_c i_c) \tag{8}$$

$$T_e = J \frac{d\omega}{dt} + B\omega + T_L \tag{9}$$

In this,

P = Number of pole pairs

TL = Load Torque

J = Moment of Inertia

B = Friction Constant

III. FIELD ORIENTED CONTROL

Fig.3 shows the vector representation of the stator current in abc, alpha-beta and dq reference frames. For conversion from abc to alpha-beta reference frame, only two instantaneous current vectors are sufficient, in this case phase currents of a and b. Phase c current can be computed using the current relation shown in (10).

$$i_a + i_b + i_c = 0$$
 (10)

Using Clarke's transformation, the phase vectors are converted to alpha-beta orthogonal reference frame (11-2).

$$i_{\alpha} = i_{a}$$
 (11)

ISO 9001:2008 Certified Journal © 2022, IRJET 1 Impact Factor value: 7.529 | Page 3318 1

(1)





Fig. 3. Current Vector Representation Combined

Using Park's transformation, the vectors are converted from alpha-beta coordinate system to dq coordinate system (13-14).

$$i_d = i_\alpha \cos(\theta) + i_\beta \cos(\theta) \tag{13}$$

$$i_q = -i_\alpha \cos(\theta) + i_\beta \cos(\theta) \tag{14}$$

Here, θ is the instantaneous rotor position angle, also in the dq reference frame, the quantities are time invariant. By controlling/modifying the quadrature component of the current, the torque can be controlled. By controlling the direct component, the rotor flux can be controlled.

In order to maximize torque and overall efficiency, the direct component must be ideally maintained at zero and quadrature component is generated based on torque and speed requirements. The reference values are compared with actual values and via a PI controller, the corresponding voltage is calculated. The voltage in dq reference frame is converted back to alpha-beta coordinate system using Inverse Park's transformation as shown (15-16). This is typically used to generate the gate pulses using SVPWM.

$$V_{\alpha} = V_d \cos(\theta) - V_q \sin(\theta) \tag{15}$$

$$V_{\beta} = V_d \sin(\theta) + V_a \cos(\theta) \tag{16}$$

In order to convert from alpha-beta coordinate system to abc, Inverse Clarke's transformation is used as shown (17-19). This is used to generate the SPWM for the inverter.

$$V_a = V_\alpha \tag{17}$$

$$V_b = -\frac{1}{2}V_\alpha + \frac{\sqrt{3}}{2}V_\beta \tag{18}$$

$$V_c = -\frac{1}{2}V_\alpha - \frac{\sqrt{3}}{2}V_\beta \tag{19}$$

© 2022. IRIET | Impact Factor value: 7.529

IV. SINUSOIDAL PULSE WIDTH MODULATION

Sinusoidal Pulse Width Modulation, is one of the most commonly used technique for motor control and inverter applications. Implementation of this technique is simple and processing requirements are less. The sinusoidal reference waveforms are compared with a high frequency triangular carrier waveform to obtain the switching pulses for the respective switches.

V. SPACE VECTOR PULSE WIDTH MODULATION

Space Vector Pulse Width Modulation is a more advanced technique compared to the SPWM technique. The added complexity offers many advantages such as better utilization of DC bus voltage, lower harmonics and better flexibility. Fig.4 shows a space vector representation of the inverter system with six sectors. The reference vector rotates with an angular velocity against the stationary alpha-beta reference frame. By controlling the frequency and magnitude of vref, the magnitude and frequency of the corresponding fundamental component is varied [6-8]. The required output voltage of each phase is shown in (20-22).

$$V_b = V_m \cos(\omega t - 120^\circ)$$
⁽²⁰⁾

$$V_a = V_m cos(\omega t)$$
 (21)

$$V_c = V_m \cos(\omega t + 120^\circ)$$



Fig. 4. Vector Representation of SVPWM

Vref is calculated using (23) and the Fig.5 visualizes the representation of sector 1.



Fig. 5. Sector 1 Representation

| ISO 9001:2008 Certified Journal | Page 3319

International Research Journal of Engineering and Technology (IRJET) e-ISSN: 2395-0056 Volume: 09 Issue: 06 | June 2022 www.irjet.net p-ISSN: 2395-0072

$$V_{ref} = \sqrt{\frac{3}{2}} V_m e^{j\theta}$$
⁽²³⁾

In this $\theta = \omega t = 2\pi f t$

$$\overrightarrow{V_{ref}}T_Z = \overrightarrow{V_1}T_1 + \overrightarrow{V_2}T_2 \tag{24}$$

In this Tz is the time period of the PWM signal or the reciprocal of the switching frequency fs (i.e., Tz = 1/fs). The angle between the sectors is given by ϕ with range between 0° to 60°.

$$\phi = \theta - (N - 1)60 \tag{25}$$

(26-28) is used to determine the switching period.

$$T_0 = T_Z - (T_1 + T_2) \tag{26}$$

$$T_1 = T_Z \frac{2}{\sqrt{3}} \frac{V_{ref}}{V_1} \sin(60 - \phi)$$
(27)

$$T_2 = T_Z \frac{2}{\sqrt{3}} \frac{V_{ref}}{V_2} sin(\phi)$$
 (28)

VI. SIMULATION AND RESULTS

A. Simulation Setup

The simulation studies are carried out using Simulink. In accordance to fig, the models for the comparison studies using the SPWM and SVPWM based speed and position control of BLDC motor is shown in Fig.6. The Simulink model consists of PMBLDC motor configured for trapezoidal back emf, stator resistance of 0.01ohms and inductance of 40uH. For the inverter, a two-level inverter block is used, powered by a DC source of 12V. The transformations are directly performed using the conversion blocks available in Simulink. The PWM scheme is directly implemented using the PWM modulator block that offers both SVPWM and SPWM capabilities. The PWM scheme is changed between studies to perform the comparison study. The switching frequency is set at 8kHz. There are three control loops, one current control loop, speed control loop and position control loop connected in cascaded configuration. In order to keep track of the

position, the integral of speed is taken. A constant torque of 0.008Nm is applied on the motor with a total simulation time of 5 seconds. Using a stair generator block, the reference position is generated. From 0, at 0.1 seconds, the position is set to 4 radians or 4 revolutions of the rotor shaft. At 2 seconds, the rotor position is set to -4 radians and is set back to 0 radians at 3.5 seconds. The PI controller of the current control loop is tuned using a separate MATLAB script. The speed and position control loop are tuned by trial-and-error method. The model is run at constant speed next to obtain the back emf and electromagnetic torque waveforms.

B. Results

Fig.7 shows the waveforms related to the motor. In order, the first waveform shows the back emf, the phase currents and the electromagnetic torque. At the commanded positions, the waveforms using both SPWM and SVPWM look similar, upon closer inspection, the electromagnetic torque ripple is relatively less in SVPWM scheme. During position change, the current draw increases to reach the desired position, the current starts dropping once the positional error start reducing. Spikes in electromagnetic torque is seen during position changes. Fig. 8 and Fig.9 shows the comparison between speed and position waveforms respectively. The rotor speed waveforms show the speed increasing during position changes and reducing when positional error reduces. The position waveforms show the actual position and reference position waveforms. The control system is able to track the reference positions accurately and no overshoots occur. A similar conclusion is drawn by comparison of these waveforms. This similar performance is due to the light loading conditions. Fig.10 shows a comparison of the motor parameters at constant speed of 100 rad/sec with increased loading of 0.08Nm compared to the 0.008Nm previously. In this case, only a small difference is seen in the electromagnetic torque. The back-emf at this loading is at 0.7V and the current draw is close to 10A(peak). The overall torque ripple is less in SVPWM compared to SPWM. This is verified by taking a moving average of the electromagnetic torque to reduce the noise caused by switching as shown in Fig.11. There are a lot less variations in the SVPWM based FOC compared to



Fig. 6. Simulation Model of the FOC Based Speed and Positon Control of BLDC Motor Using SPWM and SVPWM

© 2022, IRJET | Impact Factor value: 7.529 | ISO 9001:2008 Certified Journal | Page 3320



Fig. 7. Back EMF, Stator Current, Electromagnetic Torque Waveforms of the BLDC Motor a) SVPWM b) SPWM



Fig. 8. Speed Waveform in rad/sec a) SVPWM b) SPWM





© 2022, IRJET | Impact Factor value: 7.529 | ISO 9001:2008 Certified Journal | Page 3321

International Research Journal of Engineering and Technology (IRJET)e-ISSN: 2395-0056Volume: 09 Issue: 06 | June 2022www.irjet.netp-ISSN: 2395-0072



IRIET

Fig. 10. Back EMF, Stator Current, Electromagnetic Torque Waveforms of the BLDC Motor at Constant Speed a) SVPWM b) SPWM



Fig. 11. Electromagnetic Torque at Constant Speed a) SVPWM b) SPWM

VII. CONCLUSIONS

The comparison study of position and speed control of BLDC motor via FOC using SPWM and SVPWM has been carried out using Simulink and the corresponding output waveforms of comparison is presented. In this study, due to light loading conditions, the performance of the FOC based algorithm using both SPWM and SVPWM scheme are quite similar. Small variations can be seen in the waveforms especially comparing the electromagnetic torque, the

© 2022, IRJET |

| Impact Factor value: 7.529

ISO 9001:2008 Certified Journal | Page 3322

SVPWM performs slightly better with less torque ripple compared to SPWM technique. The averaged torque waveform of SVPWM is relatively smoother compared to SPWM.

REFERENCES

- Bimal K. Bose, "Modern Power Electronics and AC Drives," 2008
- [2] Gujjar, Meghana N., and Pradeep Kumar. "Comparative analysis of field oriented control of BLDC motor using SPWM and SVPWM techniques." In 2017 2nd IEEE International Conference on Recent Trends in Electronics, Information & Communication Technology (RTEICT), pp. 924-929. IEEE, 2017.
- [3] Kiran, Yadu, and Dr PS Puttaswamy. "A review of brushless motor control techniques." International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering 3, no. 8 (2014): 10963-10971.
- [4] Singh, Bhim, and Sanjeev Singh. "State of the art on permanent magnet brushless DC motor drives." journal of power electronics 9, no. 1 (2009): 1-17.
- [5] Lazor, Marek, and Marek Štulrajter. "Modified field oriented control for smooth torque operation of a BLDC motor." In 2014 ELEKTRO, pp. 180-185. IEEE, 2014.
- [6] John, Joseph P., S. Suresh Kumar, and B. Jaya. "Space vector modulation based field oriented control scheme for brushless DC motors." In 2011 International Conference on Emerging Trends in Electrical and Computer Technology, pp. 346-351. IEEE, 2011.
- [7] Li, Bo, and Chen Wang. "Comparative analysis on PMSM control system based on SPWM and SVPWM." In 2016 Chinese Control and Decision Conference (CCDC), pp. 5071-5075. IEEE, 2016.
- [8] Ting, Naim Suleyman, Yusuf Yasa, Ismail Aksoy, and Yakup Sahin. "Comparison of SVPWM, SPWM and HCC control techniques in power control of PMSG used in wind turbine systems." In 2015 Intl Aegean Conference on Electrical Machines & Power Electronics (ACEMP), 2015 Intl Conference on Optimization of Electrical & Electronic Equipment (OPTIM) & 2015 Intl Symposium on Advanced Electromechanical Motion Systems (ELECTROMOTION), pp. 69-74. IEEE, 2015.
- [9] Yun, Si Young, Ho Joon Lee, Jung Ho Han, and Ju Lee. "Position control of low cost brushless DC Motor using Hall sensor." In 2012 Sixth International Conference on Electromagnetic Field Problems and Applications, pp. 1-4. IEEE, 2012.

International Research Journal of Engineering and Technology (IRJET) e-ISSN: 2395-0056 Volume: 09 Issue: 06 | June 2022 www.irjet.net p-ISSN: 2395-0072

- [10] Ganesh, Chandramouleeswaran, and Sanjib Kumar Patnaik. "A simple first order compensator for brushless direct current drive based position control system." Journal of Vibration and Control 21, no. 4 (2015): 647-661.
- [11] Gamazo-Real, José Carlos, Ernesto Vázquez-Sánchez, and Jaime Gómez-Gil. "Position and speed control of brushless DC motors using sensorless techniques and application trends." sensors 10, no. 7 (2010): 6901-6947.
- [12] Sharma, Pragati K., and A. S. Sindekar. "Performance analysis and comparison of BLDC motor drive using PI and FOC." In 2016 International Conference on Global Trends in Signal Processing, Information Computing and Communication (ICGTSPICC), pp. 485-492. IEEE, 2016.

© 2022, IRJET

1

Impact Factor value: 7.529

ISO 9001:2008 Certified Journal

II | Page 3323

Comparitive Analysis of Speed and Position Control of BLDC Motor via Field Oriented Control using SPWM and SVPWM Schemes e-ISSN: 2395-0056 p-ISSN: 2395-0072 International Research Journal of Engineering and Technology (IRJET E-mail : editor@irjet. Editor in Chief ÿ published in our Sournal Nohume 9 Tsue 6 June 2022 In recognition the publication of the manuscript entitled Is hereby awarding this certificate to (An ISO 9001:2008 Certified Journal) Sanjan P.S www.irjet.net Impact Factor: 7.529

Report_Sanjan P S

| ORIGINA | ALITY REPORT | | | | |
|--------------|--|---|--|---|-------|
| 4. SIMILA | % ARITY INDEX | 1% INTERNET SOURCES | 2% PUBLICATIONS | 1% STUDENT P | APERS |
| PRIMAR | Y SOURCES | | | | |
| 1 | G. Renuk for instar of brushl Publication | a. "Design of q ntaneous positi less DC motor", | uadrature enc on and speed AIP Publishin | oders control g, 2022 | 1 % |
| 2 | WWW.ti.co | om ² | | | <1% |
| 3 | media.m | onolithicpower | .com | | <1% |
| 4 | Vaghela, Chaudha and perfe PMSM dr on Electr Commun 2015. Publication | Divyesh J, and pri. "Investigation ormance of hys rive", 2015 Inter ical Electronics nication and Op | Himanshu N on of design, an steresis curren rnational Conf Signals timization (EE | nalysis t control erence SCO), | <1% |
| 5 | Submitte Engineer Student Paper | ed to K. J. Soma ing Vidyavihar, | iya College of Mumbai | | <1% |
| 6 | www.free | epatentsonline. | com | | <1% |

| 7 | dspace.bracu.ac.bd | <1% |
|----|--|------|
| 8 | Submitted to VIT University Student Paper | <1% |
| 9 | G. CARRARA, D. CASINI, A. LANDI, L. TAPONECCO. "SLIDING MODE SPEED CONTROLLER FOR TRAPEZOIDAL BRUSHLESS MOTORS", Electric Machines & Power Systems, 1991 Publication | <1% |
| 10 | Zhidong Liu, Lin Cong, Hoi Lee. "Design of On- Chip Gate Drivers With Power-Efficient High- Speed Level Shifting and Dynamic Timing Control for High-Voltage Synchronous Switching Power Converters", IEEE Journal of Solid-State Circuits, 2015 Publication | <1 % |
| 11 | WWW.St.com Internet Source | <1% |
| 12 | "Advances in Smart Grid and Renewable Energy", Springer Science and Business Media LLC, 2021 Publication | <1% |
| 13 | S. Park, T.M. Jahns. "A Self-Boost Charge Pump Topology for a Gate Drive High-Side Power Supply", IEEE Transactions on Power Electronics, 2005 | <1% |

Publication

| 14 | www.mdpi.com Internet Source | <1% |
|----|--|-----|
| 15 | "Energy Harvesting and Energy Efficiency", Springer Science and Business Media LLC, 2017 Publication | <1% |
| 16 | Sun Kai. "A new robust algorithm to improve the dynamic performance on the position control of magnet synchronous motor drive", 2010 2nd International Conference on Future Computer and Communication, 05/2010 Publication | <1% |
| 17 | Anilcan Budak, Emre Durna. "Performance Evaluation of Inductive Wireless Power Transfer for High-Speed Non-Contact Slip Ring Applications", 2022 IEEE Applied Power Electronics Conference and Exposition (APEC), 2022 Publication | <1% |
| 18 | Brent McDonald, Yalong Li. "A novel LLC resonant controller with best-in-class transient performance and low standby power consumption", 2018 IEEE Applied Power Electronics Conference and Exposition (APEC), 2018 Publication | <1% |

| 19 | Guillermo Ramirez, M. Aníbal Valenzuela. "Online Estimation of the Condensate Load in Dryer Cylinders During Section Starting", IEEE Transactions on Industry Applications, 2012 Publication | <1% |
|----|--|-----|
| 20 | Sedra, Adel. "Microelectronic Circuits 7th Edition, International Edition", Oxford University Press Publication | <1% |

Exclude quotesOffExclude bibliographyOff

Exclude matches Off



RV Educational Institutions [®] RV College of Engineering

Autonomous Institution Affiliated to Visvesvaraya Technological University, Belagavi Approved by AICTE, New Delhi, Accredited By NAAC, Bengaluru And NBA, New Delhi Go, change the world

Major Project: Phase II Report

on

DESIGN AND IMPLEMENTATION OF FOC AND GUI FOR EV TEST BENCH IN LABVIEW 18MPE41

Submitted by PRADEEP KUMAR S USN: 1RV20EPE09

Under the Guidance of

Dr.Dinesh M N, Professor, Electrical & Electronics Engg. Dept.,RV College of Engineering[®], Bengaluru – 560059

Raveesha C L Senior Project Manager, Transportation Dept, L&T Technology Services, Bengaluru – 560045

Submitted in partial fulfillment of the requirements for the award of degree of

MASTER OF TECHNOLOGY in POWER ELECTRONICS

DEPARTMENT OF ELECTRICAL AND ELECTRONICS ENGINEERING

2021-2022



RV COLLEGE OF ENGINEERING®

(Autonomous Institution Affiliated to Visvesvaraya Technological University, Belagavi) DEPARTMENT OF ELECTRICAL AND ELECTRONICS

ENGINEERING.

Bengaluru- 560059



CERTIFICATE

Certified that the project work titled "Design and Implementation of FOC and GUI for EV Test Bench in LabVIEW", carried out by Pradeep Kumar S, USN:1RV20EPE09, a bonafidestudent of RV College of Engineering[®], Bengaluru in partial fulfillment for the award of Master of Technology in Power Electronics of RV College of Engineering[®], Bengaluru, affiliated to Visvesvaraya Technological University, Belagavi, during the year 2021-22. It is certified that all corrections/suggestions indicated for internal assessment have been incorporated in the report deposited in the departmental library. The project report has been approved as it satisfies the academic requirement in respect of project work prescribed for the said degree.

Dr. Dinesh M N Professor, Department of Electrical & Electronics Engineering, RVCE, Bengaluru –59

Name of the Examiners

S. G. Srivani

Head of Department, Department of Electrical & Electronics Engineering,

RVCE, Bengaluru–59 Prof. & Head Department Electrical & Electronics Engineering R.V. College of Engineering Bengaluru-560 059

12022 fub

Dr. K. N. Subramanya Principal, RVCE, Bengaluru-59 PRINCIPAL RV COLLEGE OF ENGINEERING BENGALURU - 560 059

Signature with Date

RV COLLEGE OF ENGINEERING[®],

(Autonomous Institution Affiliated to Visvesvaraya Technological University, Belagavi)

DEPARTMENT OF ELECTRICAL AND ELECTRONICS ENGINEERING

Bengaluru- 560059

DECLARATION

I, Pradeep Kumar S, student of fourth semester M.Tech in Power Electronics, Department of Electrical and Electronics Engineering, RV College of Engineering[®], Bengaluru declare that the project titled "Design and Implementation of FOC and GUI for EV Test Bench in LabVIEW", has been carried out by me. It has been submitted in partial fulfilment of the course requirements for the award of degree in Master of Technology in Power Electronics of RV College of Engineering[®], Bengaluru, affiliated to Visvesvaraya Technological University, Belagavi, during the academic year 2021-22. The matter embodied in this report has not been submitted to any other university or institution for the award of any other degree or diploma.

Date of Submission: 18/07/2022

Signature of the Student

Student Name: Pradeep Kumar S USN: 1RV20EPE09 Department of Electrical and Electronics Engineering RV College of Engineering®, Bengaluru-560059



L&T Technology Services Limited SEZ Unit II, Hazel-Block L3, Ground, 1st., 2nd & 3rd Pioor, Manyata Embasiy Bucinest Park, Nagawara Hobi, Outer Ring Road, Bengaluru - 360045, INDIA.

L&T-TS/HR/99006791

04th July 2022

TO WHOM SO EVER IT MAY CONCERN

This is to certify that **Mr. Pradeep Kumar S**, a student of **R V College of Engineering, Bangalore,** completed the project entitled "DESIGN AND **IMPLEMENTATION OF FOC AND GUI FOR EV TEST BENCH IN LABVIEW**" at L&T Technology Services from **11**th **October 2021 to 24**th **June 2022** under the guidance of **Raveesha C L** in partial fulfilment for the award of **M.Tech**.

His conduct during the period of internship was found to be good

We wish him all success in the future.

For L&T Technology Services Limited,

Lohit Kuner. S.D.

Lohith Kumar S D Associate Manager, HR-Employee Relations & Compliance

Registered Office: L&T House, N. M. Marg, Ballard Estate, Mumbai - 400 001. INDIA L&T Technology Services is a wholly owned subsidiery of Larsen & Toubro Limited

CW : L72900MH2012PLC232169

ACKNOWLEDGEMENT

Any achievement, be it scholastic or otherwise does not depend solely on the individual efforts but on the guidance, encouragement and cooperation of intellectuals, elders and friends. A number of personalities, in their own capacities have helped me in carrying out this project titled, "**Design and Implementation of FOC and GUI for EV Test Bench in LabVIEW**". I would like to take this opportunity to thank them all.

Firstly, I deeply express sincere gratitude to my guide **Dr. Dinesh M.N**, Professor Department of Electrical and Electronics Engineering, for his patience, valuable guidance, suggestions, advice and assistance throughout this project. He has been a constant and regular source of encouragement to me during this period.

I would like to express my thanks to **Dr. S G Srivani**, Professor, Head of the department and Associate PG Dean, Department of Electrical and Electronics Engineering, RVCE, Bengaluru, for her motivation and constant support throughout this project

I would like to express my thanks to **Dr. Rudranna Nandihalli**, Professor and Head of the department (Retired), Department of Electrical and Electronics Engineering, RVCE, Bengaluru, for his motivation and constant support throughout this project.

I owe my deepest gratitude to **Dr. K N Subramanya**, Principal, RVCE, Bengaluru, for his support towards completion of this project.

It is a genuine pleasure to express my deep sense of thanks and gratitude to **Raveesha C L**, Senior Project Manager and **Jayaraam K**, Engineer, Transport Department, L&T Technology Services, Manyatha Tech Park, Bangalore. Their dedication and keen interest above all overwhelming attitude to help me has been the main reason for me to be able to complete my work.

I would like to thank all the faculty members and non-teaching staff of the Department of Electrical and Electronics Engineering, RVCE for their constant support.

I am indebted to my parents for their constant support and encouragement throughout my life. I thank all my friends provided me with valuable suggestions to improve the project

> Pradeep Kumar S Power Electronics Department of Electrical and Electronics Engineering RV College of Engineering Bengaluru-59

ABSTRACT

Electric vehicles have grown in popularity and demand in recent years. The EV motor before being installed in an electric vehicle needs to be examined and calibrated in a dyno test bench under real-time load circumstances. The EV motor under test – Device Under Test (DUT) is required to operate in an error-free control system for the performance analysis. The Field Oriented Control (FOC) algorithm suits the required motor control criteria to operate the motor with torque control and field weakening control. The existing motor controllers lack to operate the motor in wide ranges of speed. To test the DUT motors at higher speed, a motor controller module with increased speed range needs to be developed.

The FOC algorithm was developed in LabVIEW using National Instruments cRIO-9046, FPGA modules NI-9223 (Analog input module – 1MS/s) and NI-9401 (Digital IO – 10MHz) as motor controller to control the DUT motor in an EV test bench, processing at 47us to control the motor in real-time at wide range of speed up to 25000 rpm. The interior Permanent Magnet Synchronous Motors (PMSM) was considered as drive motor in the electric vehicle. Performance analysis on the selected motor – device under test (DUT) is performed in a 350kW Dyne Test Bench. The control of PMSM-DUT motor was achieved in torque mode and field weakening mode to test the DUT motor in all four-quadrant operation of motor. The GUI developed allows to set the speed based on the torque measured, the I_q reference value was set and the motor was operated in toque control mode up to base speed of the motor. The I_d reference control was set using the look-up table that provides speed control up to the peak speed of the DUT motor with reduced torque on load conditions operating the DUT motor in Flux weakening control mode.

The DUT motor tested was an 8 pole PMSM motor with peak power of 60kW and peak speed of 4000rpm. The motor was operated at a speed of 2050 rpm with a load of 10Nm for a set speed of 2000rpm. The reference current was set at I_q ref = 50A with input DC voltage of 120V, 60A. On increasing the load for same DC voltage and I_q reference value the change in speed was observed to be -100rpm. The speed of the motor was further increased beyond base speed up to motor's peak speed by modulating the I_d reference and with deteriorated torque of the DUT motor. The motor achieved the set speed from standstill in 3 seconds under no-load condition and achieved the set speed in 6 seconds under on-load condition and with load torque of 10Nm.

LIST OF PUBLICATIONS

Publication Type

Publication Details

International Journal

Pradeep Kumar S, Dr. Dinesh M N "Design and Implementation of FOC and
GUI for EV Test Bench in LabVIEW", *International Research Journal of Emerging Technologies and Innovative Research (JETIR)*,
ISSN: 2349-5162, Volume: 09, Issue: 6, June 2022 pp J418-J430



TABLE OF CONTENTS

| Acknow | ledgement | i |
|------------------|--|-----|
| Abstrac | t | ii |
| List of P | ublications | iii |
| Table of | Contents | iv |
| List of F | igures | vi |
| List of T | `ables | vii |
| Glossar | y | vii |
| Chapter | -1 | |
| Introdu | ction | |
| 1.1 | Overview | 2 |
| 1.2 | Specific Details | |
| 1.3 | Literature Survey | 2 |
| 1.4 | Motivation | 4 |
| 1.5 | Problem Definition | 5 |
| 1.6 | Objectives | 5 |
| 1.7 | Organization of Report | 6 |
| | Contraction and the second sec | |
| Chapter 2 | Field Oriented Control and EV Test Bench | |
| 2.1 | Field Oriented Control | 8 |
| 2.1. | Constant Torque-Angle Control | 8 |
| 2.1.2 | 2 Field-Weakening Control | 9 |
| 2.2 | EV Dyno Test Bench | 10 |
| 2.2. | 1 Torque Mode Test | 10 |
| 2.2.2 | 2 Speed Mode Test | 11 |
| 2.3 | Summary | 11 |
| | | |
| Chapter 3 | Methodology and Block Diagram | |
| 3.1 | Methodology | 12 |
| 3.2 | Flow Chart – FOC in LabVIEW | 13 |

3.3Block Diagram of FOC Algorithm173.4Summary18

Chapter 4

Specifications and Design

| 4.1 | Software Design Specifications | 19 |
|-----|--------------------------------|----|
| 4.2 | Hardware Specifications | 20 |
| 4.3 | Hardware Wiring Block Diagram | 21 |
| 4.4 | Summary | 22 |

Chapter 5

Simulations and Implementations

| 5.1 | MATLAB model of the FOC algorithm | 23 |
|-----------|--|----|
| 5.2 | Summary | 33 |
| Chapter | | |
| Results a | nd Discussion | |
| 6.1 | Simulation Results | 34 |
| 6.1.1 | Motor Speed set under base speed | 34 |
| 6.1.2 | Motor Speed set beyond base speed | 36 |
| 6.2 | Graphical User Interface (GUI) in LabVIEW | 37 |
| 6.3 | Hardware Results of FOC in LabVIEW | 38 |
| 6.3.1 | Sinusoidal PWM pulses generated | 38 |
| 6.3.2 | Line Voltages measured across the phases of DUT-PMSM Motor | 39 |
| | Phase Voltages measured across DUT Motor Terminals | 39 |
| 6.3.3 | | |
| 6.3.4 | Phase Currents measured at each phase of DUT Motor | 40 |
| 6.4 | Testing of PMSM motor on EV Dyno Test Bench | 41 |
| 6.5 | Summary | 43 |

Chapter 7

| Conclu | usion and Future Scope | |
|--------|------------------------|----|
| 7.1 | Conclusion | 44 |
| 7.2 | Future Works and Scope | 45 |
| Refere | ences | 46 |

46

Appendix A – MATLAB Code - Parameters of PMSM motor

LIST OF FIGURES

| Sl.no | Figure name | Page no |
|-------|--|---------|
| 2.1 | Typical Schematic diagram of EV test Bench | 10 |
| 3.1 | Methodology in general | 13 |
| 3.2 | Methodology of Field Oriented Control in LabVIEW | 15 |
| 3.3 | Vector Representation of Clarke's Transform | 16 |
| 3.4 | Vector Representation of Park's transform | 16 |
| 3.5 | Vector representation of Inverse Park's Transform | 17 |
| 3.6 | Vector representation of reverse Clarke's | 18 |
| | transformation | |
| 3.7 | Sinusoidal PWM generation | 18 |
| 3.8 | Block Diagram of FOC in LabVIEW | 19 |
| 3.9 | Summary of Field Oriented Control (FOC) algorithm | 20 |
| 4.1 | Connection block diagram of FOC Hardware module | 23 |
| 5.1 | MATLAB model of PMSM DUT motor | 24 |
| 5.2 | Measuring and Computational blocks of θ_m and θ_e | 26 |
| 5.3 | θ_m and θ_e values plotted with respect to time | 27 |
| 5.4 | Currents I_a , I_b and I_c . measured for forward Clarke's and Park's transforms | 28 |
| 5.5 | Forward and Reverse transformations blocks | 28 |
| 5.6 | I_{α} and I_{β} two-phase orthogonal stationary reference | 29 |
| 5.7 | The two-phase orthogonal current vectors I_d and I_q in rotating reference frame | 30 |
| 5.8 | PI controller block simulated in MATLAB – Simulink | 31 |

| Sl.no | Figure name | Page no |
|-------|---|---------|
| 5.9 | Correction modulated voltage signals V_d and V_q from PI controllers | 32 |
| 5.10 | V_{α} and V_{β} two-phase orthogonal stationary reference frame Voltages | 33 |
| 5.11 | Three-phase time varying sinusoidal voltage $V_{a},V_{b}and$ V_{c} | 34 |
| 5.12 | Sinusoidal PWM Logic for 180-degree conduction mode | 35 |
| 5.13 | Sinusoidal PWM signals generated in MATLAB- Simulink | 35 |
| 6.1 | I _q reference look-up table for speed command for specified load torque | 36 |
| 6.2 | The Speed response of the test motor at 1000rpm at 80mNm lig <mark>ht l</mark> oad | 37 |
| 6.3 | The torque response of the motor at 80mNm load at 1000 rpm | 37 |
| 6.4 | I _d reference look-up table for speed command for specified load torque | 38 |
| 6.5 | The Speed response of the test motor at 4000rpm at 80mNm light load | 38 |
| 6.6 | The torque response of the motor at 80mNm load at 4000 rpm | 39 |
| 6.7 | The GUI designed in LabVIEW for FOC motor controller algorithm | 39 |
| 6.8 | Sinusoidal PWM pulse for inverter at 180-degree conduction | 40 |
| 6.9 | mode Line Voltages across RY, YB and BR terminals of the DUT motor on no-load | 39 |
| 6.10 | Phase voltage measured at each phase of the PMSM- DUT motor | 40 |
| 6.11 | Phase currents measured at each phase of motor | 40 |

LIST OF TABLES

| Table No | Table Name | PageNo |
|----------|---|--------|
| 6.1 | Measured values of line voltages across RY, YB and BR phases of DUT motor | 41 |
| 6.2 | Phase voltages measured across each phase terminals of the DUT motor | 42 |
| 6.3 | Inductance and Resistance measured across terminal of PMSM motor | 44 |
| 6.4 | Variation of speed for load conditions on DUT motor | 44 |
| 6.5 | Variation of speed for load conditions on DUT motor in reverse motoring braking | 45 |

GLOSSARY

| LabVIEW | : Laboratory Virtual Instrumentation Engineering |
|------------------------|--|
| | Workbench |
| PMSM | : Permanent Magnet Synchronous Motor |
| FOC | : Field Oriented Control |
| EV | : Electric Vehicle |
| IPM | : Interior Permanent Magnet |
| DUT | : Device Under Test |
| BLDC | : Brushless Direct Current |
| FPGA | : Field Programmable Gate array |
| AC | : Alternating Current |
| DC | : Direct Current |
| SPWM | : Sinusoidal Pulse Width Modulation |
| NI | : National Instruments |
| DMA | : Direct Memory Access |
| cRIO | : Compact Real Time Input Output |
| HIL | : Hardware In Loop |
| SAE | : Society of Automotive Engineers |
| AIS | : Automotive Industry Standards |
| GUI | : Graphical User Interface |
| ${oldsymbol{	heta}}_m$ | : Mechanical Angular Displacement |
| $	heta_e$ | : Electrical Angular Displacement |
| rad | : radians |
| PI | : Proportional Integral |
| RT-FIFO | : Real-Time First In First Out |
| Dyno | : Dynamometer motor |
| VI | : Virtual Instruments |

Chapter 1

INTRODUCTION

The rising popularity and demand for electric vehicles have been increasing rapidly in recent years. The conventional drive system uses the three types of motors that have become popular in electric drive applications: 1. PMSM Motor. 2. Brushless DC Motor. 3. Three - Phase Induction motors. The PMSM motors and Three phase Induction motors requires sinusoidal voltage whereas the BLDC motors require trapezoidal voltage to control [1]. The EV motors need to be analyzed and calibrated before being installed in a vehicle by emulating the real-time load conditions in a dyne test bench. The loading capacity of the vehicle, maximum driving speed, acceleration rate, deceleration rate, maximum power, torque on wheels etc. can be analyzed based on the load driving capacity of the motor. The EV motor under test– Device Under Test (DUT) is required to operate in an error-free control system for calibration and performance analysis. The EV test benches are currently using the customized pre-built controllers to control the DUT motors to operate only up to limited speed ranges. The design and development of the reliable motor control modules at higher speed ranges is required.

The PMSM motor is considered for driving the electric vehicle as it is more reliable, less noisy, has higher efficiency, delivers high torque and has better performance in both low and high-speed operations than BLDC motors. The 3-phase induction motor has poor starting torque due to low resistance of rotor windings. The PMSM motors are preferred over induction motors in the electric vehicle applications [2]-[3]. Compared to the six-step commutation control and hysteresis current control the field- oriented control (FOC) delivers fast acceleration and deceleration of motor giving more accurate smoother operation with less torque ripple and fast torque response using maximum torque per ampere [4].

The Field Oriented Control is the vector control method such that the three-phase time varying stator currents I_a , I_b and I_c of the PMSM motors are transformed to equivalent two-phase time invariant orthogonal components I_d and I_q visualized as vectors by performing forward Clarke's and forward Park's transforms. One of the vector components - I_d provides control over the magnetic flux of the motor and the other vector component - I_q

provides control over the torque of the motor [5]-[7]. The drive control system modulates the correction values of flux and torque based on the error generated by the feedback and command reference signals. The PI controllers are employed to modulate the measured vector components tuned to the reference values. The modulated orthogonal voltage vectors V_d and V_q are obtained from the PI controllers. The inverse Park and inverse Clarke's transforms are performed to obtain the time varying voltage signals [8]-[10]. The voltage signals obtained is compared with high frequency triangular wave to generate sinusoidal pulse width modulation signals (SPWM) to operate the motor in forward motoring, forward braking, reverse motoring and reverse braking operations. The National Instruments -LabVIEW graphical development platform is used to program the FOC algorithm, to develop a user interface for monitoring and logging the results. The LabVIEW based FOC controller algorithm provides the custom range of speed operation but limited only by the range of the FPGA modules used.[11]-[13]

1.1 Overview

The EV dyne motor test bench is a platform that evaluates the measure of torque, rotational speed, and indicates the power of the motor. The EV motors need to be analyzed and calibrated before being installed in a vehicle by emulating the real-time load conditions in a dyne test bench. The tests are performed to determine the loading capacity of the vehicle, maximum speed achieved, acceleration and deceleration rate, maximum power, maximum torque and efficiency [14]-[15]. The EV motor under test is required to operate in an error-free controlsystem for calibration and performance analysis.

Field-Oriented Control (FOC) provides faster motor acceleration and deceleration, resulting in more precise control with less torque ripple and faster torque response. It is the vector control method in which the three-phase time varying signals are transformed to two-phase time invariant orthogonal vectors, which are modulated to achieve desired control[16]-[18]. The modulated two-phase time invariant signal is transformed back to three-phasetime varying voltage signals, which are sampled with high frequency carrier to generate sinusoidal PWM signals. The generated SPWM signals drives the motor through the inverter in all four quadrant operations to verify the performance of the test motor in the EV Dyno test bench [19].

1.2 Specific Details

The specifications of the devices considered in the implementation of the FOC algorithm and development of the hardware module is explained in brief. The position of the rotor is sensed using the resolver mounted on the rotor shaft. The three phase currents are sensed using the current sensors embedded in Semikron inverter are considered as feedback for processing of FOC algorithm. The signals sensed are fed to the FPGA modules embedded in cRIO chassis. The FPGA program is designed to acquire jitter free signals using RT-FIFO [20]-[24]. The analog input is fed to analog to digital converter, NI-9223 FPGA module. The LabVIEW program is optimized to acquire and process data in real-time[25]-[28]. The Sinusoidal PWM waveforms obtained are read through digital output pins of NI-9401. The dead time is implemented between top and bottom switches of the generated SPWM signals that drives the PMSM motor through the inverter in all four quadrant operations to verify the performance of the test motor in the EV Dyno test bench [29]-[31]. The Hardware in loop (HIL) test of the developed LabVIEW program is performed to validate the software and verify the performance of the motor.[32]-[34]. The Table 1.1 represents the specific hardware devices used in the development of the hardware module.

| Device | Specification detail |
|------------------|---|
| Motor | 8-pole,41kW,150 V, 450A IPMSM motor, |
| Inverter | Semikron Inverter- IGBT module - $V_{max} = 800V$, $I_{nom} =$ |
| | 300A, Switching frequency = 12kHz |
| Resolver | 8-pole hollow shaft type resolver |
| Resolver Decoder | PGA411-Q1 development board |
| FPGA Modules | Analog Input - NI-9223, Digital output - NI9401 |
| Chassis | cRIO-9046 |

Table-1.1 Specific details of Hardware module

1.3 Literature survey

Permanent Magnet Synchronous motor (PMSM) has advantages such as high efficiency, high power factor, high power density and maintenance free operation. PMSM is more reliable than the DC motor as there is no commutator and brushes, PMSM produces the rotor magnetic flux with permanent magnets and it offers higher efficiency compared

to Induction motor. Moreover, the availability of low-cost power electronic devices and the improvement of PM characteristics enables the use of PMSM in high performance and high efficiency applications [1]-[2].

Fast acceleration and deceleration and smooth rotation over the entire speed range enhances the motor control performance. Using Field oriented control technique in PMSM, high performance and superior dynamic response is achieved because of independent control of torque and flux. Motor currents (I_a, I_b, I_c) are transformed into d-axis and q-axis currents based on projections. The q-axis component of stator current is used to control the torque and the d-axis component of stator current is used to control the rotor flux. In PMSM motor since the rotor is a permanent magnet, the d-axis component of the stator current can be kept zero.[3]-[5].

PI controllers are used to control the speed, torque and flux of the motor The proposed system continuously injects the q-axis and d-axis currents to generate the voltages of q-axis and d-axis. Integral anti windup is used to prevent the saturation of integral accumulator of PI controllers. The d-axis and q-axis voltage components from the controller are transformed to Va, Vb, Vc, on performing inverse Park and Clarke's transform. The three phase voltages signals are compared with the high frequency triangular reference waveform to generate Sinusoidal pulse width modulated (SPWM) signals for the inverter operation based on Carrier signal frequency [6]-[8].

The acquisition of real time data in LabVIEW hysteresis data loss due to delay in data acquisition and processing of the FOC algorithm. A high-speed data acquisition and processing framework is proposed by combining state machine and production-consumer system using the real-time buffer in LabVIEW. The synchronous data acquisition of four channels data such as position and three phase currents data are processed and displayed in front panel in real time [9]-[11].

The PMSM motor, before being installed in the electric vehicle is emulated on the EV test bench to analyze the performance of the motor verifying the rated maximum speed, maximum torque and efficiency of the motor. The EV test benches are currently using the customized pre-built controllers to operate motors only up to limited speed ranges. The EV motors are tested in forward motoring, forward braking, reverse motoring and reverse regenerative braking operations in both speed and torque mode operations to analyze rate continuous loading capacity, peak loading and maximum speed of DUT motor [12]-[15].

The FOC algorithm developed using NI-FPGA modules consists of jitters, due to asynchronous sampling and data acquisition. The real-time data sampling and time synchronization of the analog and digital signals is processed using LabVIEW scan engine data acquisition method cRIO to obtain jitter free data. The timed-loop structure is considered in deterministic data acquisition. The direct memory access (DMA) buffer architecture from FPGA target to host system is considered in reducing the jitters and avoid data loss in read and write processes of the LabVIEW real-time execution [16]-[19].

The LabVIEW program to operate in real-time, the sampling clock frequency of the target FPGA is synchronized with the host computer and cRIO clock frequencies. The program architecture is designed with time critical priority for data acquisition, The program i s further optimized by considering the mega-hertz absolute timed loop structure in cRIO along with the while loop structure in target FPGA program. The optimization of the program to process with 50us or 10kHz is possible in cRIO [20]-[23].

The LabVIEW program optimization is further achieved by programming the FOC algorithm in the target FPGA memory to operate the motors with higher switching fequencies. The creation of Sub-VI is avoided as individual loops may add on delay in processing the algorithm [24]. In high frequency operations the additional dead-time is provided between the top to bottom switching of the inverter using time delay operations provided only for the bottom switches in SPWM signal generation. The FOC algorithm in target FPGA processes at 6us or at 166kHz.[25]-[28]

The EV motor mounted on the dyno-test bench is loaded with variety of torque loads emulating the real -time load circumstances of the vehicle on road. The EV motors are tested along with the inverters for their durability, efficiency and load handling capacities in the hardware in loop (HIL) tests, testing the software as well as the motor and inverter hardware modules [29]-[30]. The standards and procedures to be followed in EV motor testing is obtained by the Society of Automotive Engineers (SAE) and Automotive Industry Standards (AIS). The simulation of the HIL test and the dyno test is considered for the realization and testing of the EV motors in hardware module. [31]-[32]. The Control strategies for controlling the braking forces on front and rear wheels, regenerative braking and mechanical braking energy that can be potentially recovered in typical driving cycle calculated is discussed [33]-[34].

1.4 Motivation

EV motors require testing and calibration emulating in real-time load circumstances on EV test bench. The existing motor controllers are incapable of drivingthe motors at highspeed ranges. To analyze the performance of motors, an error free controller needs to be developed. The conventional motor control methods like six-step commutation control and hysteresis current control, though are very effective in controlling the speed but suffer from issues like generation of torque ripples at low speed, problem of continuous PWM signal generation during constant frequency operation to drive the motor. The Field Oriented Control of PMSM motor is proposed to deliver faster acceleration and deceleration of motor giving more accurate control to test the performance of the motor with less torque ripple and smoother operation on the EV motor Test Bench.

1.5 Problem definition

To develop the FOC algorithm in LabView graphical software using the real time interface; National Instruments CompactRIO 9046 with FPGA modules NI9223 – High speed analog input (1MS/s) and NI9401 – High Speed Digital IO modules (100ns) or (10MHz) and to control the operation of motor in all four quadrants – forward motoring, forward braking, reverse motoring and reverse braking emulating real time load conditions on motor, thereby testing the performance and determining the efficiency of the PMSM motor.

AT UN

1.6 Objectives

The main objective of the project is to design and implement the Field Oriented Control of PMSM motors using LabVIEW software for the EV test Bench:

- To develop FOC algorithm using LabVIEW software.
- To optimize the algorithm such that the program runs at <50us.
- To develop GUI for speed setting.
- To generate Sinusoidal PWM signals to control the operation of motor in all four quadrants and thereby to achieve the speed of 25000 rpm.
1.7 Organization of Report

The complete report presents the review of the work carried out, concepts, design and its verification. It is organized in seven chapters.

Chapter 1: Introduction briefs the introduction of the project, that includes the overview of the project, specific details, literature survey of the project that gives the consof the project and motivation to take up the project, problem definition, and objectives and scope of the project. It also includes the organization of the report.

Chapter 2: Theory and Concepts gives the basics of the field-oriented control algorithm, the modes of control achieved, brief explanation of constant torque control and field weakening control, brief explanation of EV test bench and the torque mode control and speed mode control.

Chapter 3: Methodology and Block Diagram presents the methodology used in the execution of the FOC algorithm in LabVIEW. It also consists of flow chart and block diagram, that gives the step-by-step process in the implementation of FOC algorithm in LabVIEW for EV test bench.

Chapter 4: Specifications and Design explains in detail the software design specifications, hardware device specifications and the hardware wiring block diagram. **Chapter 5: Simulations** provides the simulation of FOC algorithm simulated in MATLAB-Simulink for the PMSM motor. The forward Clarke and Park transforms, PI controllers tuning, inverse Park and Clarke transforms and Sinusoidal PWM generation logic is explained.

Chapter 6: Results and Discussion discusses about the simulation results of the FOC algorithm simulated in MATLAB-Simulink. The GUI developed in LabVIEW is discussed. The results of the HIL testing of the hardware implementation of the FOC in LabVIEW for various load conditions and set speed is explained for all operations of the test motor.

Chapter 7: Conclusion and Future Scope includes the overall conclusion drawn from the project and the future works that can be carried out.

References includes the list of references referred in the successful completion of the project.

Chapter 2

FIELD ORIENTED CONTROL and EV DYNO -TEST BENCH

The chapter explains the overarching basic principles necessary to complete the project work. The chapter covers the fundamentals of field-oriented control, the implementation of torque and flux weakening control of a PMSM motor, and the fundamentals of an EV Dyno-test bench, including operation methods and test settings. The control techniques involved in the controlling of the PMSM motor are:

- Six-step commutation control
- Hysteresis control
- Direct sinusoidal voltage control
- Field Oriented Control

2.1 Field Oriented Control

The polyphase PMSM control is rendered equivalent to that of the DC machine by a decoupling control known as vector control. The vector control separates the torque and flux channels in the machine through its stator – excitation inputs. The Field Oriented Control or the vector control of the PMSM motors is derived from its dynamic model, considering the three phase currents as inputs, the three phase currents are as shown in equation 2.1.

$$i_{as} = i_{s} \sin(\omega_{r}t + \delta)$$

$$i_{bs} = i_{s} \sin\left(\omega_{r}t + \delta - \frac{2\pi}{3}\right)$$

$$i_{cs} = i_{s} \sin\left(\omega_{r}t + \delta + \frac{2\pi}{3}\right)$$
(2.1)

Where, ω_r is the electrical rotor speed and δ is the angle between rotor field and stator current phasor known as the torque angle. The stator current space vector can be defined in a (d,q) coordinate system with orthogonal components along d (direct) and q (quadrature) axes such that field flux linkage component of current is aligned along the d axis and torque component of current is aligned along the q axis. Using the equation 2.2.

$$\begin{bmatrix} \mathbf{i}_{qs}^{r} \\ \mathbf{i}_{ds}^{r} \end{bmatrix} = \frac{2}{3} \begin{bmatrix} \cos \omega_{r} t & \cos \left(\omega_{r} t - \frac{2\pi}{3} \right) & \cos \left(\omega_{r} t + \frac{2\pi}{3} \right) \\ \sin \omega_{r} t & \sin \left(\omega_{r} t - \frac{2\pi}{3} \right) & \sin \left(\omega_{r} t + \frac{2\pi}{3} \right) \end{bmatrix} \begin{bmatrix} \mathbf{i}_{as} \\ \mathbf{i}_{bs} \\ \mathbf{i}_{cs} \end{bmatrix}$$
(2.2)

Where,

$$i_{qs}^r$$
 = Torque-producing component of stator current = i_T
 i_{qs}^r = Flux-producing component of stator current = i_f

The torque – angle control provides a wide variety of control choices in the PMSM drive systemsuch as:

- Constant torque angle control or zero direct axis current control.
- Unity power factor control
- Constant mutual air gap flux linkages control
- Field-weakening control.

The constant torque control and field-weakening control modes are considered in EV test bench application. In torque mode, the motor operates at constant torque up to base speed and in field-weakening mode, the motor is operated up to maximum speed beyond base speed with reduced torque response.

2.1.1 Constant ($\delta = 90^\circ$) Torque-Angle Control

In torque control mode, the torque angle δ is maintained at 90 degrees between the quadrature axis and direct axis currents. The direct- axis current is set to zero, leaving only the torque or quadrature-axis current in place. In torque mode of operation, constant torque is delivered for speeds up to the base speed for the given speed and torque load acting on the motor shaft. The torque delivered in torque mode is calculated using equation 2.3.

$$T_e = \frac{3}{2} \cdot \frac{p}{2} \lambda_{af} \cdot i_{qs}^r = \frac{3}{2} \cdot \frac{P}{2} \cdot \lambda_{af} Is$$
(2.3)

and torque per unit current is a constant, given by equation 2.4.

$$\frac{T_e}{I_s} = \frac{3}{2} \cdot \frac{P}{2} \cdot \lambda_{af}$$
(2.4)

and normalized electromagnetic torque is expressed as equation 2.5.

$$T_{em} = \frac{T_e}{T_l} = \frac{\frac{5}{2} \frac{p}{2} \lambda_{af} I_s}{\frac{3}{2} \frac{p}{2} \lambda_{af} I_q} = I_s$$
(2.5)

indicating that torque equivalent stator current, that gives the simplest control for torque control mode of the PMSM drives. Note that I_s , is the normalized stator current phasor magnitude. Relevant equations to determine the steady-state performance of the PMSM drive with this control strategy are derived in the following. After the modulation of correction voltages in the PI controllers, the q and d axes voltages, in steady state is given as in equation 2.6. (2.6)

$$V_{qs}^{r} = (R_{s} + L_{d}\Psi_{qs})I_{s} + \omega_{r}\lambda_{af} = R_{s}I_{s} + \omega_{r}\lambda_{af}$$
$$V_{ds}^{r} = -\omega_{r}\lambda_{af}I_{s}L_{q}$$

The rate of change of currents is zero in the rotor reference frames as the currents are constant in steady state. The magnitude of the voltage phasor is given by equation 2.7.

The second se

$$V_{s} = \sqrt{\left(V_{qs}^{r}\right)^{2} + \left(V_{ds}^{r}\right)^{2}}$$
(2.7)

The peak threshold voltage setting of PI controller for tuning of d-axis and q-axis voltage components - V_d and V_q is calculated using equation 2.7. The maximum voltage set is $\frac{+V_s}{2}$ and the minimum voltage set is $\frac{-V_s}{2}$. In torque mode, the torque vector component V_q is varied between 0 to $\frac{+V_s}{2}$ to provide proper control of motor to drive the load torque.

2.1.2 Field-Weakening Control

nr.

Assuming that the motor is in a steady state and ignoring its winding voltage drop, the motor d–q axis flux linkage is show in equation 2.8.

$$\Psi_q = L_q i_q$$

$$\Psi_d = L_d i_d + \phi_f$$
(2.0)

By combining equation 2.8, with the motor torque equation 2.3, the motor d–q axis composite flux linkage can be regarded as a function of the d-axis current as shown in equation 2.9.

$$(\Psi_{dq})^2 = (L_q i_q)^2 + (\Psi_f + L_d i_d)^2$$
 (2.9)

$$\left(\Psi_{dq}\right)^{2} = \left(\frac{L_{q}T_{e}}{\Psi_{f} - L_{q}i_{d} + L_{d}i_{d}}\right)^{2} + \left(\psi_{f} + L_{d}i_{d}\right)$$

From Equation (2.9), it can be found that the motor flux linkage increases as the d-axis current increases.

The injection of negative Id current weakens the flux linkage in the airgap for the saturated voltage of the PMSM motor running at the base speed. The negative current injected at Id increases the shaft speed of the motor beyond the base speed up to peak speed for the constant voltage. The torque though is reduced but increasing the shaft speed of the rotor maintains the constant shaft power, driving the motor in maximum speed mode.

SWSTHER

2.2 EV Dyno Test Bench

The EV dyno motor test bench is a platform that evaluates the measure of torque, rotational speed and indicates the power of the motor. Dynamometer test bench is used to provide simulated road loading of either the engine using an engine dynamometer or full power train using a chassis dynamometer. In dyno load test, the DUT motor is initially operated at no-load condition, then load is gradually increased to operate at its peak power assuring safe operating conditions.

The dynamometer initially loads the DUT motor with initial load torque emulating the electric vehicle with full load capacity. The motor operation in driving the electric vehicle in flat surface road, up-hill road, slide road and braking of DUT motor are tested to calibrate and verify the ratings of the DUT motor. Two typical test conditions of the DUT motor in torque mode and speed mode are discussed. Fig 2.1. shows the typical schematic diagram of an EV Dyno Test Bench with a test motor, device under test-DUT.



Fig. 2.1 Typical schematic diagram of EV Dyno test bench with DUT motor

2.2.1 Torque mode test

The load handling capacity of the DUT motor is analyzed in torque mode test. The dynamometer is set at zero rpm speed and the torque command to the dynamometer motor is set to a value equivalent to the starting torque of the electric vehicle on a flat surface. The dynamometer motor behaves like a brake drum applying load on test motor. The DUT motor in torque mode runs from stand still and tries to achieve the set speed. The load on DUT motor is increased gradually up to rated torque at speeds under the base speed, considering the real time load circumstances and the motor torque and speed response are recorded for the analysis. The test motor's maximum torque ratings could be identified from torque mode test.

2.2.2 Speed Mode Test

The maximum speed achieved by the test motor under nominal load conditions is analyzed in speed mode test. The DUT motor is initialized first at rated speed and next the dyno motor is set at very low speed equivalent to $1/10^{\text{th}}$ speed of DUT motor operating in opposite direction with nominal load torque. The test motor is now injected with the negative I_d reference currents providing field-weakening control to set speed beyond rated speed. The test is repeated until the peak speed is achieved and the maximum nominal load driven by the motor is determined.

2.3 Summary

The chapter includes the theoretical knowledge of the Field Oriented Control algorithm in torque mode and field weakening mode for the PMSM motor. Two typical test were performed on the EV dyno test bench for verifying the maximum torque and peak operating speed of the test motor was discussed.

Trung

Chapter 3

METHODOLOGY AND BLOCK DIAGRAM

The chapter includes brief explanation of methodology of Field Oriented Control of PMSM motor. It briefly explains the working of the motor controller in torque mode and field weakening mode. It describes the in-detail structure of the proposed block diagram of the FOC algorithm in LabVIEW.

3.1 Methodology

The methodology involved in developing the Field Oriented Control of PMSM motor is as shown in Fig.3.1.



3.1.1 Modelling of Field Oriented Control

The field-oriented control is a vector control method that transforms the three phase time varying components – I_a , I_b and I_c to equivalent two phase time invariant d-q components – I_d and I_q in forward Clarke's and Park's transform. The corrections are modulated to obtain two phase d-q voltage components – V_d and V_q in PI controllers. The d-q voltage components – V_d and V_q are transformed to three phase voltage components V_a , V_b and V_c using inverse Park's and Clarke's transform. The three phase voltages V_a , V_b and V_c are compared with high frequency triangular waveform to generate sinusoidal pulse width modulation signals to drive the motor.

3.1.2 Simulation Analysis

The simulation of the Field Oriented Control algorithm is carried out using MATLAB – Simulink for the mathematic model of PMSM motor in torque control mode and Field weakening mode. The simulation results are used to verify the results obtained in LabVIEW.

3.1.3 Hardware Implementation

The Hardware implementation of the FOC algorithm is realized using Semikron inverter, DUT motor and the NI- cRIO-9046 chassis embedded with FPGA modules NI-9223 (analog input -1M Samples/s) and NI-9401 (Digital Input-Output -10MHz). The Hardware wiring connections with EMI and EMC regulations for reducing the noise in system is followed by multi-point grounding and shielding all conductors.

3.1.4 Testing & Verification

The simulation results of FOC algorithm obtained in MATLAB- Simulink is considered as reference for the realization of hardware module. The motor controller module developed is tested to operate the DUT motor in torque loop and speed loop. The speed and torque response of the motor is compared with simulation results and verified with Society of Automotive Engineers standards and Automotive Industry Standards (AIS).

3.2 Flow Chart – FOC in LabVIEW

The steps involved in one complete iteration of the FOC algorithm is explained. Fig. 3.2 shows the flow chart of the proposed FOC algorithm with various modules: 1) Read Analog Inputs; 2) Process Theta Mechanical and Theta Electrical values; 3) Run Forward Clarke's and Park's transform; 4) Check for command signals; 5) Compute modulation of error signals; 6) Run reverse Park and reverse Crake's Transform and 7) Generate the sinusoidal PWM signals. The operation of these modules and the overall proposed method is described.



Fig. 3.2 Methodology of Field Oriented Control in LabVIEW

The proposed technique requires the per phase current and the actual rotor position and speed data to generate the control signals using the FOC algorithm.

In Module – 1 (read analog inputs), the speed and position of the rotor is identified using the resolver inputs, the resolver data is normalized using the resolver decoder to obtain the mechanical angular displacement values. (θ_m). The currents in each phase are sensed using the integrated current sensors in Semikron inverter and is used to process the FOC algorithm.

In Module - 2 (θ_m to θ_r), the mechanical angular displacement values are normalized to vary from 0 to 2π radians using equation 3.1. The equivalent electrical angular displacement is obtained by the conversion of mechanical angular displacement to e q u i v a l e n t electrical angular displacement using the equation 3.2,

$$\theta_m = \frac{ResVoltage - V_{min}}{V_{max} - V_{min}} \times 2\pi [rad]$$
(3.1)

$$\theta_e = \frac{P}{2} \theta_m \text{ [rad]} \tag{3.2}$$

In Module-3 (Forward Clarke's Transform) The three phase currents I_a , I_b and I_c are transformed in to two phase equivalent orthogonal currents I_{α} and I_{β} using equations 3.3 and 3.4. The three - phase stationary reference phasors are transformed to equivalent two phase orthogonal stationary reference currents in forward Clarke transform as shown in Fig.3.3

$$I_{\alpha} = \frac{2}{3}(I\alpha) - \frac{1}{3}(I_b + I_c)$$
(3.3)

$$I_{\beta} = \frac{1}{\sqrt{3}} (I_b - I_c)$$
(3.4)



In Module-4 (Forward Park's Transform), The two-phase orthogonal stationary reference frame currents I_{α} and I_{β} are transformed into two phase equivalent orthogonal rotating reference frame current vectors I_d and I_q using equations 3.5 and 3.6. I_d is the direct axis current component that is considered at rotor pole's maximum flux interaction with stator poles, the I_d component is also considered as flux controlling component. I_q current component is in quadrature to I_d at the quadrature axis, the I_q component is considered as the torque controlling component. Fig3.4 shows the vector representation of Forward Park's transform.



$$I_{d} = I_{\alpha} \cos(\theta_{r}) + I_{\beta} \sin(\theta_{r})$$
(3.5)

$$I_q = I_\beta \cos(\theta_r) - I_\alpha \sin(\theta_r)$$
(3.6)

Fig 3.4 Vector Representation of Park's transform

In Module 5 (PI Controllers), on performing the forward Clarke and Park transforms, the three phase AC quantities are now considered in Synchronous rotating reference frame eliminating the time varying frequency components, the time invariant current components I_d and I_q values obtained are equivalent DC components of three phase AC current components I_a , I_b and I_c . The I_q reference value corresponding to the speed set is fed to the PI controller, the error associated with measured I_q current and set I_q reference current is modulated as correction signals in PI controllers generating the modulated voltage signals V_d and V_q .

In module-6 (Inverse Park's Transform), The inverse Park transformation, transforms the time invariant d-q-0 voltage signals $-V_d$ and V_q in the rotating reference frame to the equivalent two-phase stationary reference frame components V_{α} and V_{β} .using equations 3.7 and 3.8. The two orthogonal time invariant DC components are now considered as two-phase orthogonal time-varying AC equivalent components V_{α} and V_{β} . The vector representation of reverse Park's transform is shown in Fig. 3.5.



Fig 3.5 Vector representation of Inverse Park's Transform

In Module-7 (Inverse Clarke's Transform), The two-phase orthogonal AC components are transformed to the three phase equivalent voltages V_a , V_b and V_c . The following equations 3.9, 3.10 and 3.11 are used. The vector representation of reverse Clarke's transform is shown in fig 3.6.



Fig 3.6 Vector representation of reverse Clarke's transformation

In Module 8, (SPWM Generator), The triangular wave is generated at high frequencies equivalent to the switching frequency of 5 kHz. The three-phase Sine waves V_a , V_b and V_c obtained is normalized and then is compared with the high frequency triangular wave to generate the SPWM pulses. Sinusoidal Pulse Width Modulation (SPWM) pulses as shown in Fig 3.7. The Sinusoidal PWM is then fed to the inverter to drive the PMSM motor.



3.3 Block Diagram of FOC algorithm

Fig.3.8 shows the block diagram of the FOC algorithm developed in LabVIEW. The speed and torque control of the PMSM motor is controlled using the feedback signals processed in the FOC algorithm to generate the Sinusoidal PWM signals fed to the inverter to drive the motor.



Fig. 3.8 Block Diagram of FOC in LabVIEW

In the Field Oriented Control, the three-phase time varying stator currents I_a , I_b and I_c of the PMSM motors are transformed to equivalent two-phase time invariant orthogonal components I_d and I_q visualized as vectors by performing forward Clarke's and forward Park's transforms. One of the vector components - I_d provides control over the magnetic flux of the motor and the other vector component - I_q provides control over the torque of the motor. The drive control system modulates the correction values of flux and torque based on the error generated by the feedback and command reference signals. The PI controllers are employed to modulate the measured vector V_d and V_q are obtained from the PI controllers. The inverse Park and inverse Clarke's transforms are performed to obtain the time varying voltage signals. The voltage signals obtained is compared with high frequency triangular wave to generate sinusoidal pulse width modulation signals (SPWM) to operate the motor in forward motoring, forward braking, reverse motoring and reverse braking operations. The summary of the Field Oriented Control for torque control and field-weakening control is shown in Fig.3.9.



Fig. 3.9 Summary of Field Oriented Control (FOC) algorithm

The position of the rotor is sensed using the resolver embedded to the shaft of the PMSM motor. In resolver decoder block, the resolver decoder – PGA411Q1 module is used to obtain the mechanical angular displacement θ_m . The electrical angular displacement θ_e is calculated for processing of Clarke and Park transforms.

In Clarke and Park transform blocks, the three-phase time varying currents I_a , I_b and I_c are transformed to two phase time invariant current vectors I_d and I_q . The error in measured speed and command speed is used to identify the command currents I_d^* and I_q^* . The current vectors are modulated to equivalent voltage control vectors V_d and V_q in PI controllers' block.

In inverse Park and Clarke's transform blocks, the two phase time invariant voltage vectors are transformed to equivalent three phase voltages V_a , V_b and V_c . The three phase voltage signals are compared with high frequency triangular waveform to generate the sinusoidal PWM signals at 180-degree conduction mode in PWM generation block.

The sinusoidal PWM signals generated is provided with dead time of 4us for switching between top to bottom switches. The SPWM signals are fed to the Semikron inverter to obtain three phase sinusoidal voltages using the DC bus voltage to drive the PMSM motor.

3.4 Summary

The Field Oriented Control algorithm, methodology followed in realizing the project, block diagram for the proposed methodology to control the motor in torque mode and field-weakening mode to achieve maximum torque and maximum speed were explained.

Chapter 4

SPECIFICATIONS AND DESIGN

The LabVIEW software design requirements and hardware specifications of the devices used in the realization of the proposed FOC algorithm with wire harnessing in reducing noise etc. is discussed in this chapter.

4.1 Software Design Specifications

The LabVIEW graphical software is considered for the implementation of the FOC algorithm for the control of the DUT motor in the real-time. The program is designed to control the motor in all 4 quadrants - forward motoring, forward braking, reverse motoring and reverse braking. The internal buffer of the cRIO and FPGA is in volatile memory and the processing of the signals must be in real time to avoid loss of data. The software expectations are to acquire and process the data at the shortest possible time in order of micro seconds and also generate the desired sinusoidal PWM signals that suits the frequency of the motor inputs. The real-time buffers with producer/consumer design is considered for data acquisition and processing in real time. The data needs to be processed before the buffer memory is overwritten in RT-FIFO. The creation of Sub-Vi and usage of control input are avoided to decrease the process time. The program is designed to execute in a series such that the high priority functions are executed first followed by the normal priority functions. Optimization of the program at each level for individual functions is achieved to process the FOC algorithm under 50us.

The FPGA-target program is designed to read and write functions to read the analog input data through FPGA modules NI-9223 (Analog Input-1MS/s) and write digital data through NI-9401(Digital Output-10Mhz). The FOC algorithm is designed in timed-loop structure in cRIO following the methodology discussed in Chapter - 3. The software design is considered to generate these Sinusoidal PWM signals at - least at minimum of 5kHz.

The front panel of LabVIEW is designed to provide control signals such as speed setting, PI controllers gain setting with record and stop command. The I_q reference and the I_d reference are provided using the look-up table. The real time data such as speed,

torque values are displayed along with position, current and voltage waveforms in the graphical user interface (GUI) to control the DUT motor.

4.2 Hardware Specifications

The specifications of the devices considered in the implementation of the FOC algorithm and development of the hardware module is as follows.

• Selection of Motor

The Electric vehicle chassis considered is the Honda Amaze SUV – petrol variant, the motor rating equivalent to the ICE engine is considered. The motor considered is an 8 pole IPM - PMSM motor with 41 KW – continuous power and 60KW peak power. The base speed of the motor is 2800 rpm and the peak speed is 4000 rpm. The voltage rating of the DUT motor is V_{rms} =150 volts, with current rating of 450 I_{rms} = 450 A.

Selection of Resolver

The Resolver mounted on the motor shaft is the 8-pole hollow shaft type resolver – 2367254-1 is used to match the motor pole pairs.

Selection of Inverter

The inverter is chosen based on the maximum switching frequency required to operate the motor at the top most speed. The maximum switching frequency considered for motor control is 12 kHz and the minimum optimal switching frequency is 5kHz. The Semikron Inverter SKAI 45 A2 GD12-WDI module with input voltage rating of DC-V_{max} = 800V and input current rating of DC - I_{nom} = 300A with 12kHz switching frequency IGBT module is employed.

Resolver Decoder module

The resolver's sine and cosine signals are converted to the real time analog voltage signals observed as an up-ramp signal varying from 0.4V to 4.5 V, using Texas Instruments PGA411-Q1 development board is used as resolver decoder.

• Selection of Real time interface

The National Instruments cRIO-9046, FPGA interface cubicle embedded with FPGA modules NI-9223 - the high-speed analog input module with sampling rate of 1 Mega Samples/second and NI-9401 - the high-speed digital output, processing digital signals at frequency of 10Mhz is used.

4.3 Hardware – Wiring Block Diagram

The Fig 4.1 shows the block diagram of the hardware wiring and connection diagram.



Fig 4.1 Connection block diagram of FOC Hardware module

The EMC and EMI regulations and the necessary measures to reduce noise in the system is followed. The noise in the data transferred is reduced by multi point grounding and shielding all conductors with aluminum foils. The earthing of all equipment to the body ground and the main panel ground is strictly followed. The shielded twisted pair wires are considered for data transmission from current sensors and resolver decoder to NI-cRIO. EtherCAT network at 12 Mbps is established between cRIO, computer, dyno test bench and power sources for remote access of all devices through LabVIEW using MODBUS protocol.

4.4 Summary

The design specifications of the software, steps to be considered in developing the FOC algorithm in LabVIEW, GUI requirements to provide control settings of motor and the hardware requirements with specifications were explained in this chapter.



Chapter 5 SIMULATION AND IMPLEMENTATION

The FOC algorithm developed in LabVIEW software is simulated using MATLAB – Simulink. The steps involved in designing of individual blocks, functions of the block and the results obtained in each block is explained in this chapter.

5.1 MATLAB model of the FOC algorithm

The vector control algorithm – FOC for the torque control and the flux weakening control of the DUT motor is designed using the mathematical model of PMSM motor and the simulation results are verified with mathematical values obtained. The Mathematical model of the motor is considered based on the desired torque and speed response to be achieved by the motor using the following equations 5.1,5.2,5.3 and 5.4.

$$\frac{di_d}{dt} = \frac{1}{L_s} \left[V_d - Ri_d + wL_s i_q \right] \tag{5.1}$$

$$\frac{di_q}{dt} = \frac{1}{L_s} \left[V_q - Ri_q - wL_s i_d - w\psi \right]$$
(5.2)

$$T_{e} = 1.5 p [\lambda i_{q} + (L_{d} - L_{q}) I_{d} I_{q}]$$
(5.3)

$$\frac{dw}{dt} = \frac{1}{J}T_e \tag{5.4}$$

The inductance, resistance of the windings of the motor, air gap flux, torque and inertia of the motor are known from the equations 5.1,5.2,5.3 and 5.4. The mathematical model of the PMSM motor is developed as shown in Fig 5.1.



Fig.5.1 MATLAB model of PMSM DUT motor

The Interior PMSM motor is simulated with a constant light load torque of 80mNm. The position of rotor and speed is sensed using the resolver to get the mechanical angular displacement (θ_m). The currents – I_a, I_b and I_c are measured as feedback from motor terminals along with rotor position.

The resolver decoder obtains the rotor position as an up-ramp signal for rotor rotating in clockwise direction. The ramp signal is as a variable analog voltage ranging from 0.4 V to 4.5 V. The measured ramp voltage signal is normalized to vary from 0 to 2π radians representing the mechanical angular displacement (θ_m) using equation 5.5. One complete ramp signal corresponds to one complete rotor shaft rotation.

$$\theta_m = \frac{ResVoltage - V_{min}}{V_{max} - V_{min}} \times 2\pi [rad]$$
(5.5)

The electrical angular displacement (θ_e) required to achieve one full mechanical rotation depends on the number of rotor poles of PMSM motor. The electrical angular displacement is calculated using equation 5.6.

$$\theta_e = \frac{P}{2} \theta_m \ [rad] \tag{5.6}$$

Where, P – number of poles

The simulation of extraction of rotor position as a ramp, normalizing the ramp to obtain the mechanical angular displacement and calculating the equivalent electrical angular displacement is executed in MATLAB-Simulink. Fig 5.2 represents the measuring and computational blocks of θ_m and θ_e .



Fig.5.2 Measuring and Computational blocks of θ_m and θ_e

The motor considered for test is an eight pole PMSM motor. For each mechanical rotation represented by ramp θ_m , four electrical ramps θ_e are observed. The θ_m and θ_e values plotted with respect to time is shown in Fig 5.3



Fig 5.3 θ_m and θ_e values plotted with respect to time

The currents from each phase are considered as the feedback for the processing of forward Clarke's and Park's transformations The three-phase time varying currents I_a , I_b and I_c are shown in Fig 5.4.



Fig 5.4 Currents Ia, Ib and Ic. measured for forward Clarke's and Park's transforms

The three-phase sinusoidal currents I_a , I_b and I_c are measured from the current sensors embedded in the Semikron inverter on the motor input terminals for the processing of Clarke's and Park's transform. The control blocks of the FOC algorithm – forward Clarke's transform, forward Park's transform, reverse Park's transform and reverse Clarke's transformations is shown in Fig 5.5.



Fig 5.5 Forward and Reverse transformations blocks

• Forward Clarke's Transform

The three phase currents I_a , I_b and I_c are transformed in to two phase equivalent orthogonal currents I_{α} and I_{β} . The three - phase stationary reference phasors are transformed to equivalent two phase orthogonal stationary reference currents in forward Clarke transform using equations 5.7 and 5.8.

$$I_{\alpha} = \frac{2}{3}(Ia) - \frac{1}{3}(I_b + I_c)$$
(5.7)

$$I_{\beta} = \frac{1}{\sqrt{3}} (I_b - I_c)$$
(5.8)

The three-phase stationary reference frame currents are transformed to equivalent two-phase orthogonal stationary reference currents I_{α} and I_{β} , in forward Clarke's Transform. The orthogonal currents I_{α} and I_{β} are plotted in MATLAB-Simulink, shown in Fig.5.6.



Fig.5.6 I_{α} and I_{β} two-phase orthogonal stationary reference currents

The currents I_{α} and I_{β} are two-phase orthogonal current components equivalent of the three-phase currents I_a , I_b and I_c .

• Forward Park Transform

The two-phase equivalent orthogonal stationary reference frame currents I_{α} and I_{β} are transformed into two phase equivalent orthogonal rotating reference current vectors I_d and I_q , using equations 5.9 and 5.10. I_d is the direct axis component considered at maximum flux interaction point of rotor poles with stator poles so I_d component is considered as flux controlling component and I_q current component is in quadrature to I_d at the quadrature axis, the I_q component is the torque controlling component. The two-phase equivalent orthogonal current vectors I_d and I_q in rotating reference frame is shown in Fig.5.7.



Fig 5.7 The two-phase orthogonal current vectors \mathbf{I}_d and \mathbf{I}_q in rotating reference frame

The current I_d refers direct axis (d-axis) component – flux control component set zero in torque control mode. The current Iq refers the quadrature axis (q-axis) component – Torque control component modulated to control the torque of motor.

• PI Controllers Block

On performing the forward Clarke and Park transforms, the three phase AC quantities are now considered in Synchronous rotating reference frame eliminating the time varying frequency components, the time invariant current components I_d and I_q

values obtained are equivalent DC components of three phase AC current components I_a, I_b and I_c. The I_d and I_q reference values corresponding to the speed set is fed to the PI controller, the error associated with measured Id, Iq currents and set Id, Iq reference currents is modulated as correction signals in PI controllers. The proportional gain K_p and integral gain K_i values of the PI controllers are calculated using the equations 5.9

$$K_P = L_S \omega_0 \tag{5.9}$$
$$K_i = \frac{R\omega_0}{2\pi} \tag{5.10}$$

Where:

and 5.10.

L_s is the Line inductance between RY phases R is the Line resistance between RY phases

 ω_0 is the current bandwidth

Fig 5.8 represents the PI controller blocks simulated in MATLAB – Simulink. The Kp gain is tuned with proper current bandwidth to avoid overshoots and to achieve quick response. Ki gain values are tuned to regulate the steady state error vales close to set value. The corrections modulated in PI controller generates the correction modulated voltage signals V_d and V_q.



Fig 5.8 PI controller block simulated in MATLAB - Simulink

(5.10)

The injection of I_d and I_q reference currents causes the change in orientation of the d-axis and q-axis current vectors based on the error computed with measured values. The d-axis and q-axis angles are modulated and the voltage signals with modulated d-axis and q-axis angles are obtained as V_d and V_q . Fig 5.9 represents the correction modulated



Fig. 5.9 Correction modulated voltage signals V_d and V_q from PI controllers

The d-axis and q-axis voltage vectors Vd and Vq are modulated in the PI controllers based on the error between set speed and measured speed. The direct-axis component Vd is tuned to a constant negative value and the quadrature -axis component Vq tuned to a constant positive value.

• Inverse Park Transform

The two-phase time invariant voltage vectors V_d and V_q in rotating reference frame are transformed in to two phase time varying voltages V_{α} and V_{β} in stationary reference frame using the equations 5.11 and 5.12.

$$V_{\alpha} = V_q \cos(\theta_r) - V_d \sin(\theta_r)$$
(5.11)

$$V_{\beta} = V_d \sin(\theta_r) + V_q \sin(\theta_r)$$
(5.12)



Fig.5.10 represents the two-phase time varying orthogonal voltages V_{α} and V_{β} .

Fig 5.10 V_{α} and V_{β} two-phase orthogonal stationary reference frame Voltages

The DC equivalent orthogonal voltage vectors $V_d \& V_q$ are transformed to 2 phase AC equivalent sinusoidal voltages V_{α} and V_{β} in reverse Park Transform.

• Inverse Clarke's transform

The two-phase time varying sinusoidal voltages V_{α} and V_{β} are transformed to equivalent three-phase sinusoidal voltages V_a , V_b and V_c using the equations 5.13, 5.14 and 5.15.

$$V_a = V_\alpha \tag{5.13}$$

$$V_{b} = -\frac{1}{2}(V_{\alpha}) + \frac{\sqrt{3}}{2}(V_{\beta})$$
(5.14)

$$V_{C} = -\frac{1}{2}(V_{\alpha}) - \frac{\sqrt{3}}{2}(V_{\beta})$$
(5.15)

Fig.5.11 represents the simulation of inverse Clarke's transform in MATLAB – Simulink, the two-phase time varying voltage is transformed to three-phase time varying sinusoidal voltage V_a , V_b and V_c .





The two-phase sinusoidal voltages V_{α} and V_{β} are transformed to equivalent threephase sinusoidal voltages V_a , V_b and V_c at 120-degree phase shift between the phases in inverse Clarke's Transform.

• Sinusoidal Pulse Width Modulation (SPWM) Signal generation Logic

A triangular wave is generated at frequency of 5 kHz using the triangle wave generator function in MATLAB/LabVIEW. The three-phase Sinusoidal voltages V_a , V_b and V_c obtained is normalized to amplitude equivalent to the amplitude of three-phase sinusoidal voltages and is compared with the high frequency triangle waveform to generate the Sinusoidal PWM pulses at 180-degree conduction mode. The Sinusoidal PWM generated is then fed to the inverter to drive the PMSM motor. The dead time between switching of the top-to-bottom switches is implemented by providing time delay of 4 micro seconds only for the bottom switches of all three phase. Fig.5.12 represents the simulation of SPWM logic in MATLAB-Simulink.



Fig 5.12 Sinusoidal PWM Logic for 180-degree conduction mode

The Sinusoidal PWM signals obtained in MATLAB-Simulink is as shown in Fig 5.13.





The Sinusoidal PWM signals are generated at 180-degree conduction mode with 4 micro seconds dead time between the switching of top to bottom switches. The SPWM signal has a 180-degree phase shift between the top and bottom switch of same phase.

5.2 Summary

The FOC algorithm implemented in LabVIEW for the PMSM motor was simulated in MATLAB-Simulink. The forward Clarke and Park transformations, PI controllers tuning, inverse Park and Clarke transformations and Sinusoidal PWM generation logic were explained.

Chapter 6

RESULTS & DISCUSSION

This chapter discusses about the simulation and hardware results of the Field Oriented Control algorithm on PMSM – test motor. The simulation results for speed control and torque response of PMSM motor is shown along with the graphical user interface (GUI) developed in LabVIEW is presented. The Sinusoidal PWM signals, phase and line voltages measured in the developed hardware module is shown, the chapter also discusses a typical torque mode test conducted on the test motor with varying load in forward motoring, forward braking, reverse motoring and reverse braking on a 350kW Dyno test bench.

6.1 Simulation Results

The results of simulation of FOC algorithm carried out in MATLAB-Simulink, presented in chapter 5 are included in this section. The speed and torque response of the motor at speed set under the base speed and speed set beyond base speed of the motor is explained. The test motor's base speed is specified as 2800rpm.

6.1.1 Motor speed set under base speed

The speed of the motor is set to 1000 rpm in the simulation of FOC algorithm. The minimum load torque of 80mNm is set on the motor shaft representing the no-load condition. The I_q reference value is set for the command speed specified using the look-up table shown in Fig 6.1.





For command speed of 1000 rpm, at no load condition the I_q reference value of 20 A is set. The motor achieves the set speed in 1.5 seconds. Fig 6.2 represents the speed waveform at 1000 rpm and Fig 6.3 represents the torque response at 80mNm light load at 1000 rpm.



Fig.6.2 The Speed response of the test motor at 1000rpm at 80mNm light load





The torque increases initially to a peak value to drive the motor from stand still overcoming the cogging torque and to drive to the motor to set rpm value. The torque then reduces gradually and settles to the value equivalent to the load torque on the shaft. The speed of the motor oscillates due to cogging torque then increases gradually and settles at the value equivalent to the set speed.

6.1.2 Motor speed set beyond base speed

The speed of the motor is set to 4000 rpm in the simulation of FOC algorithm. The minimum load torque of 80mNm is set on the motor shaft representing the no-load condition. The I_d reference value is set for the command speed specified using the look-up table shown in Fig 6.4.





For command speed of 4000 rpm, at no load condition the I_d reference value of 30 A is set . The motor achieves the set speed in 1 second. Fig 6.5 represents the speed waveform at 4000 rpm and Fig 6.6 represents the torque response at 80mNm light load at 4000 rpm.



Fig.6.5 The Speed response of the test motor at 4000rpm at 80mNm light load



Fig 6.6 The torque response of the motor at 80mNm load at 4000 rpm

The torque rises to its peak initially driving the motor from stand still, the torque drops abruptly on overcoming the cogging torque then increases gradually until the set speed is achieved, the torque gradually decreases and settles at a value equivalent to the load torque. The speed curve initially oscillates showing the cogging effect and then rises gradually and settles at the set speed.

6.2 Graphical User Interface (GUI) in LabVIEW

The graphical user interface (GUI) for the developed FOC algorithm in LabVIEW is as shown in Fig 6.7.



Fig 6.7 The GUI designed in LabVIEW for FOC motor controller algorithm

The Graphical User Interface (GUI) is designed on the front panel of cRIO vi of the FOC algorithm in LabVIEW. The control input for the speed setting, motor parameters settings such as number of rotor poles, DC bus voltage, PI controller gain values settings etc. are provided. The real-time parameters measured in the processing of FOC algorithm such as rotor position - θ_m , θ_e , speed, currents waveforms- I_a, I_b, I_c, I_{α}, I_{β}, I_d, I_q, and voltage waveforms - V_{α}, V_{β}, V_d, V_q, V_a, V_b and V_c are displayed with their corresponding numeric value. The values displayed in the GUI are also recorded with time stamping in excel spreadsheet.

6.3 Hardware Results of FOC in LabVIEW

The hardware module is developed as discussed in Chapter -4. The Sinusoidal PWM signals generated, the line voltage and the phase voltage measured on no-load condition are explained in brief.

6.3.1 Sinusoidal PWM pulses generated

The sinusoidal pulse width modulation (SPWM) pulses generated is discussed in chapter-5. The SPWM signals in 180-degree conduction mode is measured using the Tektronix-digital storage oscilloscope (DSO), is shown in Fig. 6.8



Fig.6.8. Sinusoidal PWM pulse for inverter at 180-degree conduction mode

The 180-degree conduction mode SPWM signals generated from the developed FOC algorithm is obtained at the DIO pins -0 to 5 of NI-9401 ultra-high speed digital output FPGA module.

6.3.2. Line Voltages measured across the phases of DUT-PMSM Motor

The Sinusoidal PWM signals generated from the NI-9401 FPGA module is amplified from 5V to 12 V using the level shifter IC – CD40109BE. The line Voltages are measured across RY, YB and BR phases of motor using the differential probe on no-load condition is shown in Fig 6.9.



Fig.6.9. Line Voltages across RY, YB and BR terminals of the DUT motor on no-load Table-6.1 shows the measured values of the line voltages of DUT-PMSM motor in no-load condition

| Phase | V _{max} [V] | V _{min} [V] | V _{rms} [V] | V pk-pk [V] | | | |
|-------|----------------------|----------------------|----------------------|-------------|--|--|--|
| R-Y | 49 <mark>.6</mark> | -51.2 | 25.3 | 101 | | | |
| Y-B | 52.2 | -49.5 | 25.4 | 102 | | | |
| B-R | 49.5 | -52.0 | 25.2 | 101 | | | |

Table-6.1 Measured values of line voltages across RY, YB and BR phases of DUT motor

The line voltages measured across the terminals of the DUT motor is balanced with line rms voltage of 25.3 V associated with error of \pm -1V. The peak line voltage is observed to be 101V.

6.3.3 Phase Voltages measured across DUT motor terminals:

The phase voltage across each phase of the motor terminals is measured with respect to the dedicated neutral wire in the PMSM test motor considered. Fig.6.10 shows the phase voltages measured across the terminals of DUT motor on no-load condition.



R-phase

Y-phase

B-phase

Fig.6.10- Phase voltage measured at each phase of the PMSM-DUT motor

Table-6.2 shows the measured phase voltages across each phase and dedicated neutral wire of the DUT motor

| Tuble 0.2 Thuse voltages measured across each phase terminals of the De T motor | | | | | | | |
|---|----------------------|----------|----------------------|-------------|--------------------|--|--|
| Phase | V _{max} [V] | Vmin [V] | V _{rms} [V] | V pk-pk [V] | Frequency [kHz] | | |
| R | 33.3 | -36 | 12 | 70 | 6.26 | | |
| Y | 33.6 | -36.8 | 11.5 | 70.4 | 6.28 | | |
| В | 33.6 | -36.4 | 13.4 | 70 | 6.3 | | |
| | | | | | | | |

Table-6.2 Phase voltages measured across each phase terminals of the DUT motor

The phase voltage measured across the terminals of each phase and neutral. The rms voltage measured at each phase is 11.5 V with associated error of +/-1V. The peak voltage at each phase is observed to be 70V with switching frequency of PWM pulses at 6.3kHz.

6.3.4 Phase Currents measured at each Phase of the DUT Motor

The phase currents at each phase is measured using the current clamp meter. The phase currents measured at each phase is equal and currents are balanced. Fig. 6.11 shows the phase currents measured at each phase of the DUT motor.



Fig.6.11 – Phase currents measured at each phase of DUT motor
The phase currents measured at each phase is observed to be almost equal. The phase currents at R – Phase is 33A, Y – Phase is 35A and B – Phase is 33A.

6.4 Testing of PMSM motor on EV Dyno Test Bench

The PMSM test motor – device under test (DUT), is mounted on a 350kW dyno test bench. The real time loads acting on the motor shaft installed in the electric vehicle is emulated in the dyno test bench to analyse the performance and verify the ratings of the test motor and also the hardware in loop (HIL) testing is performed on the developed FOC motor controller in LabVIEW to determine the capacity of the developed software to run the motor at various speed driving the loads acting on the motor.

The test motor is subjected to various load circumstances emulating real-time loads on motor shaft during the motor operations in forward motoring, forward braking, reverse motoring, and reverse breaking operations by applying varying loads on the DUT motor by dyno motor. Typical test procedures to determine the maximum torque driven by the test motor and the maximum speed achieved by the test motor at nominal load is discussed in chapter 2.

The FOC motor controller in LabVIEW drives the test motor. The K_p and K_i values of the test motor is determined using the motor parameters and using the equations 6.1 and 6.2.

$$K_{P} = L_{S}\omega_{0}$$

$$K_{i} = \frac{R}{L_{S}} \times T_{i} , \quad T_{i} = \frac{\omega_{0}}{2\pi} \times L_{S}$$

$$K_{i} = \frac{R\omega_{0}}{2\pi}$$
(6.2)

Where:

 L_s is the Line inductance between RY phases R is the Line resistance between RY phases ω_0 is the current bandwidth

The inductance and resistance measurements of the test motor is determined using the LCR meter. Table-6.3 represents the inductance and resistance measured across the terminals of the test motor.

| | R-Y | Y-B | B-R |
|------------|---------|---------|---------|
| Inductance | 182.316 | 183.642 | 191.985 |
| (max) [uH] | | | |
| Inductance | 95.588 | 92.584 | 98.7808 |
| (min) [uH] | | | |
| Resistance | 10.44 | 10.6 | 9.6 |
| m.ohms | | | |

Table-6.3 Inductance and Resistance measured across terminal of PMSM motor

The average inductance of $L_{avg} = 185.981 \text{uH}$, average resistance of $R_{avg} = 10.2133$ ohms and the current bandwidth $\omega_0 = 500A$ is considered in calculating the K_p and K_i values.

$$K_{p} = (185.981*500)*10^{-6}, \underline{K_{p}} = 0.0925$$
$$K_{i} = \frac{R\omega_{0}}{2\pi} * 10^{-3}, K_{i} = \frac{10.2133*500}{2\pi} * 10^{-3}, \underline{K_{i}} = 0.0812$$

The high voltage DC source is set at 120V with current limit set to 60 A. The DUT motor is run on no-load initially at the dyno test bench for 10 minutes at 1000 rpm, to determine the system is error free. The DUT motor is now operated in torque mode driving the load torque from dynamometer motor.

Forward Motoring and Forward braking

The test on DUT motor to determine torque driving capacity of motor in forward motoring and forward braking is performed for set speed and set load torque. Table-6.4 represents the variation of speed for load conditions on DUT motor in forward motoring and forward braking.

| Table-0.4 Variation of speed for foad conditions on DOT motor. | | | | | |
|--|------------|-------------------------|--------------|------|--|
| Set Speed | Iq ref [A] | R- Phase Current | Actual Speed | Load | |
| [rpm] | | [A] | [rpm] | [Nm] | |
| 800 | 50 | 40-50 | 830 | 10 | |
| 2000 | 60 | 50-60 | 2050 | 12 | |
| 2000 | 70 | 60-70 | 1900 | 14 | |
| 2000 | 75 | 60-75 | 1890 | 18 | |
| 2000 | 80 | 70-80 | 1850 | 22 | |

Table-6.4 Variation of speed for load conditions on DUT motor.

• Reverse Motoring and Reverse braking

The test on DUT motor to determine torque driving capacity of motor in Reverse motoring and reverse braking is performed for set speed and set load torque. Table-6.5 represents the variation of speed for load conditions on DUT motor in reverse motoring and reverse braking.

| Set Speed | Iq ref [A] | R- Phase Current | Actual Speed | Load |
|-----------|------------|-------------------------|--------------|----------|
| | 50 | [A] 40-50 | | <u> </u> |
| 000 | 50 | 10 50 | 000 | 10 |
| -2000 | 60 | 50-60 | -1950 | 12 |
| -2000 | 70 | 60-70 | -1900 | 14 |
| -2000 | 75 | 60-75 | -1890 | 18 |
| -2000 | 80 | 70-80 | -1850 | 22 |

The motor controlled using the developed FOC algorithm in LabVIEW is capable of driving the load at set speed. It is observed that the speed of the DUT motor reduces slightly on increasing the load and the controller has significant delay in tuning back the motor to set speed. The tuning of PI controller's gains needs to be set such that the speed of the motor gets stabilized at shortest possible time.

6.5 Summary

The FOC algorithm implemented in LabVIEW was simulated in MATLAB -Simulink, the results of the simulation carried out was explained. The GUI developed in LabVIEW was discussed. The results of the HIL testing for hardware implementation of FOC algorithm in LabVIEW for various load conditions and set speed were explained for all four quadrant operations of the test motor.

2021-22

Chapter 7

CONCLUSION and FUTURE SCOPE

This chapter discusses about the conclusions made from the work carried out and also discusses about the future scope of the proposed work.

7.1 Conclusion

The speed control of the IPM- PMSM Motor in closed loop is designed, simulated and implemented using the Field Oriented Control algorithm in torque mode and field weakening mode using the National Instruments – LabVIEW, cRIO-9046 and FPGA modules NI-9223 and NI 9401 for the EV dyno test bench. The conventional motor control methods like six-step commutation control and hysteresis current control, though are very effective in controlling the motor but suffer from issues like torque ripples at low speed, problem of continuous PWM signal generation during steady-state operation to drive the motor. Field-oriented control (FOC) provides faster precise control with less torque ripple and faster torque response. The existing motor controller is not capable to operate the motor in wide ranges of speed. To test the DUT motors at higher speed up to 25000 rpm in a dyno test bench, the operational range of the existing DUT motor controller needs to be increased and is expensive. The proposed FOC algorithm developed in LabVIEW was designed to run the motor up to 25000 rpm, it is less expensive than the equivalent range commercial motor controllers.

- The developed program in LabVIEW software offered robust control of the PMSM motor in torque mode and field weakening mode processing at 47us thereby operating in real-time.
- The DUT motor reached the set speed under no-load condition in 3 seconds. The motor reached the set speed of 800 rpm in 6 seconds driving the load torque of 10Nm.
- The GUI developed provided the access to set the speed of the motor driving the load torque and the real-time waveforms were displayed.
- The error associated with the actual speed measured to the set speed was less than 5%.
- The error associated with the set reference current and measured current was observed to be less than +/-10%.
- The developed module provided the control of DUT motor in all four quadrant

operations and performance analysis was conducted on 350kW Dyno test bench.

7.2 Future Works & Scope

- The PI controllers used in the developed program is parallel PI controller, though it operates in real time and responds fast yet it consists overshoots of 5% and has observable settling time of 6 seconds. For higher speed and precise control, the series PI controller could be designed and considered.
- The FOC algorithm could be developed using the FUZZY LOGIC library in LabVIEW to obtain higher accurate and precise control on speed and torque.
- The automation of the electric drives and test bench could be possible by introducing the Artificial Neural Network based controllers in the FOC algorithm and Dyno test bench by using supervised learning method.



REFERENCES

- [1] Gora, R., Biswas, R., Garg, R.K. and Nangia U, "Field Oriented Control of Permanent Magnet Synchronous Motor (PMSM) Driven Electric Vehicle and Its Performance Analysis". *In 2021 IEEE 4th International Conference on Computing, Power and Communication Technologies (GUCON)* September 2021, pp. 1-6.
- [2] Nicola, C.I., Nicola, M. and Maria-Cristina," Real-Time Sensorless Control of PMSM and SCADA Integration". In 2021 International Conference on Applied and Theoretical Electricity (ICATE) pp. 1-6.
- [3] O. Tahmaz, M. N. Ekim and A. B. Yildiz, "Vector Control of Permanent Magnet Synchronous Motor by a Two-Level SPWM Inverter," 2020 4th International Symposium on Multidisciplinary Studies and Innovative Technologies (ISMSIT), 2020, pp. 1-7
- [4] Tatar G, Korkmaz H, Serteller NF, Toker K, "LabVIEW FPGA based BLDC Motor Control by using field-oriented control algorithm". In 2020 IEEE International Conference on Smart Energy Systems and Technologies (SEST) 7 September 2020 PP. 1- 6.
- [5] Tahmaz, O. and Yildiz, A.,. "Simulation of Permanent Magnet Synchronous Motor Driven by a Two-Level SPWM Inverter". Avrupa Bilim ve Teknoloji Dergisi, 2020, pp.21-29
- [6] Chen, Z., 2019, October. "Permanent Magnet Synchronous Motor Parameter Test System Based on LabVIEW". In 2019 IEEE 3rd Advanced Information Management, Communicates, Electronic and Automation Control Conference (IMCEC) (pp. 434-437). IEEE
- [7] J. Kryszyn, D. Wanta, P. Kulpanowski and W. T. Smolik, "LabVIEW based data acquisition system for electrical capacitance tomography," 2018 International Interdisciplinary PhD Workshop (IIPhDW), 2018, pp. 348-352

- [8] Gujjar, Meghana N., and Pradeep Kumar. "Comparative analysis of field-oriented control of BLDC motor using SPWM and SVPWM techniques." 2nd IEEE International Conference on Recent Trends in Electronics, Information & Communication Technology (RTEICT), January, 2017, pp. 924-929
- [9] J. Du, W. Li and J. Guo, "Design of LabVIEW based general data acquisition system," 2017 IEEE 2nd Information Technology, Networking, Electronic and Automation Control Conference (ITNEC), 2017, pp. 1235-1239.
- [10] Li, Bo, and Chen Wang. "Comparative analysis on PMSM control system based on SPWM and SVPWM." In 2016 Chinese Control and Decision Conference (CCDC), pp. 5071-5075.
- [11] Wang, Z., Chen, J., Cheng, M. and Chau, K.T., "Field-oriented control and direct torque control for paralleled VSIs fed PMSM drives with variable switching frequencies". *IEEE Transactions on Power Electronics*, 31(3), March 2016, pp.2417-2428.
- P. Kumar, S. Dhundhara and R. Makin, "Performance analysis of PMSM drive based on FOC technique with and without MRAS method," 2016 International Conference on Recent Advances and Innovations in Engineering (ICRAIE), 16 May 2016, pp. 1-6
- [13] Fajri, P., Lotfi, N. and Ferdowsi, M., 2018, May. "Development of a series hybrid electric vehicle laboratory test bench with hardware-in-the-loop capabilities". In 2018 International Power Electronics Conference pp. 3223-3228
- P. Fajri, S. Lee, V. A. K. Prabhala and M. Ferdowsi, "Modeling and Integration of Electric Vehicle Regenerative and Friction Braking for Motor/Dynamometer Test Bench Emulation," in IEEE Transactions on Vehicular Technology,2016 vol. 65, no. 6, pp. 4264-4273.
- [15] P. Fajri, V. A. K. Prabhala, N. Lotfi, M. Ferdowsi and P. Shamsi, "Emulating electric vehicle regenerative and friction braking effect using a Hardware-in-the-Loop (HIL) motor/dynamometer test bench," IECON 2016 - 40th Annual Conference of the IEEE Industrial Electronics Society, 2016, pp. 2997-3003

- [16] Lidozzi, A., Di Benedetto, M., Sabatini, V., Solero, L. and Crescimbini, F., "Towards LabVIEW and system on module for power electronics and drives control applications". In IECON 2016-42nd Annual Conference of the IEEE Industrial Electronics Society, pp. 4995-5000.
- [17] Bevilaqua MA, Nied A, de Oliveira J, "LabVIEW FPGA FOC implementation for synchronous permanent magnet motor speed control". In 2014 11th IEEE/IAS International Conference on Industry Applications 2014 Dec 7 PP. 1-8
- [18] F. Yusivar, N. Hidayat, R. Gunawan and A. Halim, "Implementation of fieldoriented control for permanent magnet synchronous motor," 2014 International Conference on Electrical Engineering and Computer Science (ICEECS), 2014, PP. 359-362,
- [19] E. Yesilbag and L. T. Ergene, "Field oriented control of permanent magnet synchronous motors used in washers," 2014 16th International Power Electronics and Motion Control Conference and Exposition, 2014, PP. 1259-1264.
- [20] Hongmin Wang, Kongqi Li and Dandan Li, "LabVIEW's code style and optimization," Proceedings of 2013 2nd International Conference on Measurement, Information and Control, 2013, pp. 1483-1486
- [21] S. Mohd, S. A. Zulkifli, R. G. A. Rangkuti, M. Ovinis and N. Saad, "Electric vehicle energy management system using National Instruments' CompactRIO and LabVIEW," 2013 IEEE International Conference on Smart Instrumentation, Measurement and Applications (ICSIMA), 2013, pp. 1-6
- [22] Feng, C., Jia-Xiong, Z. and Ji-Hao, Y., "Frequency spectrum analysis of sampling clock jitter system based on LabVIEW", In 2012 International Conference on Computational Problem-Solving (ICCP) 2012, October, PP. 325-327
- [23] H. M. Wang, D. D. Li, P. Xue, J. Zhu and H. B. Li, "LabVIEW-based data acquisition system design," Proceedings of 2012 International Conference on Measurement, Information and Control, 2012, pp. 689-692.
- [24] Y. Luo, C. G. Li, F. Zhang and K. Wang, "The real-time monitor system based on LabVIEW," Proceedings of 2012 International Conference on Computer Science and Network Technology, 2012, pp. 848-851

- [25] A. C. Oliveira, C. B. Jacobina and A. M. N. Lima, "Improved Dead-Time Compensation for Sinusoidal PWM Inverters Operating at High Switching Frequencies," in *IEEE Transactions on Industrial Electronics*, 2012 vol. 54, no. 4, pp. 2295-2304
- [26] H. M. Wang, D. D. Li, P. Xue, J. Zhu and H. B. Li, "LabVIEW-based data acquisition system design," *Proceedings of 2012 International Conference on Measurement, Information and Control*, 2012, PP. 689-692
- [27] Sheng-bing, Y.A.N.G., Zhen-Zhen, L.I., Feng, X.U., Guo-guang, Z.H.A.N.G., Yuanfa, D.E.N.G. and Jun, W.A.N.G, "A electric vehicle powertrain simulation and test of driving cycle Based on AC Electric Dynamometer Test Bench.," In *1st International Conference on Mechanical Engineering and Material Science (MEMS* 2012) pp. 645-648.
- [28] W. Qingguo and C. Erwei, "Optimization of Calibration Procedure for Reverberation Chamber Based on NI LabVIEW Platform," 2011 International Symposium on Electromagnetic Compatibility, 2011, pp. 154-157
- [29] Reddy, Naresh & Suresh, N. "An Efficient approach for Design and Testing of FPGA Programming using LabVIEW". International Journal of Reconfigurable and Embedded Systems (IJRES)2011. Vol 4. PP 192-200
- [30] Wu, T., Chi, Y.L., Guo, Y. and Xu, C,"Simulation of FOC vector control of induction motor based on LabVIEW". In 2009 International Conference on Information Engineering and Computer Science pp. 1-3
- [31] K. Patel et al., "LabVIEW-FPGA-Based Real-Time Data Acquisition System for ADITYA-U Heterodyne Interferometry," in IEEE Transactions on Plasma Science, 2009 vol. 49, no. 6, pp. 1891-1897
- [32] M. E. Iranian, M. Mohseni, S. Aghili, A. Parizad, H. R. Baghaee and J. M. Guerrero, "Real-Time FPGA-Based HIL Emulator of Power Electronics Controllers Using NI PXI for DFIG Studies," in IEEE Journal of Emerging and Selected Topics in Power Electronics, 2001 vol. 10, no. 2, pp. 2005-2019

- [33] P. Pillay and R. Krishnan, "Modeling, simulation, and analysis of permanent-magnet motor drives. I. The permanent-magnet synchronous motor drive," in IEEE Transactions on Industry Applications, 2001 vol. 25, no. 2, pp. 265-273
- [34] Gao, Y. and Ehsani, M., 2001. "Electronic Braking System of EV And HEV---Integration of Regenerative Braking, Automatic Braking Force Control and ABS". SAE transactions, pp.576-582.



APPENDIX A MATLAB- MOTOR PARAMETERS

T

15171

The Parameters of PMSM Motor model considered for simulation is written in MATLAB

```
%% PWM Switching frequency
PWM frequency
                   = 12e3;
                = 1/PWM frequency;
T pwm
%% Sampling Tim
Τs
             = T_pwm;
Ts simulink
                = T pwm/12;
Ts motor
                = T_pwm/12;
Ts inverter
                = T pwm/12;
Ts_speed
                = 10*Ts;
%% Data Type
dataType = 'single';
%% Motor Parameters
pmsm.model = 'Teknic-2310P';
                               % Motor
                                % Pole Pairs
pmsm.p
           = 4;
                                 % Stator Resistance (ohms)
pmsm.Rs
            = 2e - 03;
pmsm.Ld
            = 30e-6;
                               % D-axis inductance (H)
pmsm.Lq
            = 50e-6;
                               % Q-axis inductance (H)
pmsm.J
            = 10.061551833333e-4;% Inertia (Kg-m2)
pmsm.B
            = 2.636875217824e-6;% Kg-m2/s
                                % Bemf Const
pmsm.Ke
            = 0.021
pmsm.Kt
           = 0.274;
                                % Nm/A
                                % Max Current Is (A)
pmsm.I rated= 900;
pmsm.N max = 6000;
                                % Max Speed (RPM)
                = (pmsm.Ke)/(sqrt(3)*2*pi*1000*pmsm.p/60); % (Wb)
pmsm.FluxPM
                = (3/2)*pmsm.p*pmsm.FluxPM*pmsm.I_rated; % Max Torque (Nm)
pmsm.T rated
%% Inverter Parameters
inverter.V dc
                        = 58; % (V)
inverter.Rds on
                        = 2e-3;
                                    % (Ohms)
inverter.Rshunt
                        = 1e-6;
                                  % (Ohms)
%% ControllerGains PI
% Reference:
https://e2e.ti.com/blogs_/b/industrial_strength/archive/2015/07/20/teaching-
your-pi-controller-to-behave-part-i
BW_hz = 3200; % in Hz
Kp id = 2*pi*BW hz*pmsm.Ld;
Ki id = 2*pi*BW hz*pmsm.Rs*Ts;
Kp iq = 2*pi*BW hz*pmsm.Lq;
Ki_iq = 2*pi*BW_hz*pmsm.Rs*Ts;
% BW hz = 3200; % in Hz
% Kp_id = (2*pi*(PWM_frequency/20)*pmsm.Ld);
% Ki id = (pmsm.Rs/pmsm.Ld)*Ts;
% Kp iq = (2*pi*(PWM frequency/20)*pmsm.Lq);
% Ki iq = (pmsm.Rs/pmsm.Ld)*Ts;
 Kp spd = 0.9211;
 Ki_spd = 0.0001;
```



Design and Implementation of FOC and GUI for EV Test Bench in LabVIEW

Pradeep Kumar S (1RV20EPE09)

M.Tech in Power Electronics, Department of Electrical and Electronics Engineering R.V College of Engineering, Bangalore - 560059, INDIA L&T Technology Services

OBJECTIVE

- Develop the FOC algorithm using LabVIEW software to run the Device Under Test (DUT) Motor.
- Design the GUI to set DUT motor controls to operate in all 4 quadrants and data log.
- Validating the DUT motor speed, torque and efficiency on no-load and on-load conditions.

Project Methodology

The EV motor before being installed in the vehicle is to be analysed and calibrated by emulating the real time load conditions in a dyno test bench. The motor is required to operate in an error free control system for the performance analysis. The Field Oriented Control (FOC) algorithm suits the required motor control criteria to operate the motor with direct torque control and flux weakening control. In FOC the 3 phase time varying signals are transformed to 2 phase time invariant orthogonal vectors, which are modulated to achieve desired control. The modulated 2 phase time invariant signal are transformed back to 3 phase time varying control signals, which are sampled with high frequency carrier signals to generate PWM signals. The generated PWM signals drives the inverter to operate the DUT motor.





Results and Discussions: The Waveform observed in MATLAB – Forward & Reverse Transforms

Mechanical position as feedback







Forward Clarke's Transform

Forward Park'sTransform

Motor Torque



Run Reverse Park and Clarke Transforms – Va, Vb, Vc





Hardware design Flow & GUI



FOC – Hardware Module

FOC – GUI in LabVIEW

70-851890**DUT Motor operated in Forward direction** 22 **DUT Motor operated in Reverse direction** MOTOR SPEEL Speed [RPM] Simulated Speed curve with respect to time - 5000rpm at 8Nm load Simulated Torque curve with respect to time – 5000rpm at 8Nm load Conclusion

- The developed program in LabVIEW software offers robust control of the DUT PMSM motor in torque mode.
- The DUT motor reaches the set speed on no-load condition in 3 seconds and on-load condition at 10Nm, the motor reaches the set speed of 800rpm in 6 seconds.
- The DUT motor drives the load at set speed with variation in phase currents compared with the set reference current of corresponding speed. The error in set reference current and measured current is observed to be less than +/-10%.
- The developed module operates the DUT motor in all 4 quadrants and performance analysis is conducted on Dyne test bench.

Future scope.

- The FOC algorithm could be developed using the FUZZY LOGIC library in LabVIEW to obtain higher accurate and precise control on speed and torque.
- The automation of the electric drives and test bench could be possible by introducing the Artificial Neural Network based controllers in the FOC algorithm and Dyne test bench.



Acknowledgement





JETIR.ORG ISSN: 2349-5162 | ESTD Year : 2014 | Monthly Issue JOURNAL OF EMERGING TECHNOLOGIES AND INNOVATIVE RESEARCH (JETIR)

An International Scholarly Open Access, Peer-reviewed, Refereed Journal

Design and Implementation of FOC and GUI for EV Test Bench in LabVIEW

¹Pradeep Kumar S, ²Dr. Dinesh M N

¹PG Student, ²Professor ¹Department of Electrical and Electronics, ¹RV College of Engineering, Bengaluru, India

Abstract : The rising popularity and demand for electric vehicles have been increasing rapidly in recent years. The EV motor before being installed in the vehicle is to be analyzed and calibrated by emulating the real-time load conditions in a dyno test bench. The EV motor being tested – Device Under Test (DUT) is required to operate in an error-free control system for the performance analysis. The Field Oriented Control (FOC) algorithm suits the required motor control criteria to operate the motor with direct torque control and field weakening control. The FOC algorithm is developed in LabVIEW using cRIO9046, FPGA modules NI9223(Analog input module – 1MS/s) and NI9401(Digital IO – 10MHz) to process at 47us operating in real-time. The PMSM motor is considered a DUT motor, the control of the DUT motor is achieved in torque mode to test DUT in all 4-quadrant operations of the motor. The GUI developed allows the user to set the speed, and display all waveforms. Speed to the equivalent Iq reference value is obtained through a look-up table and the motor operates in direct torque control (DTC) mode up to the base speed of the motor. The Id reference control using the lookup table provides speed control up to the peak speed of the motor with reduced torque on on-load conditions. The DUT motor tested is an 8-pole PMSM motor with peak power of 60kW and peak speed of 4000rpm. The FOC control system in LabVIEW offers robust control of the motor by operating the motor in all 4 quadrant operations, the motor achieves the set speed from standstill in 3 seconds on the no-load condition and achieves the set speed in 6 seconds on the on-load condition at 1000rpm, 10Nm.

IndexTerms - LabVIEW, Field Oriented Control, Permanent Magnet Synchronous Motor, Device Under Test.

I. INTRODUCTION

EV motors need to be analyzed and calibrated before being installed in a vehicle by emulating the real-time load conditions in a dyne test bench. The loading capacity of the vehicle, maximum driving speed, acceleration, deceleration rate, maximum power, torque on wheels etc. can be analyzed based on the load driving capacity of the motor. The EV motor being tested – Device Under Test (DUT) is required to operate in an error-free control system for the performance analysis. Compared to the six-step commutation control and hysteresis current control the field- oriented control (FOC) delivers fast acceleration and deceleration of motor giving more accurate and better speed control with less torque ripple and fast torque response. The Field Oriented Control (FOC) algorithm suits the required motor control criteria to operate the motor with direct torque control and field weakening control.

The FOC algorithm is developed in LabVIEW – the real time graphical software tool, to run the DUT motor in all 4 quadrant operations – forward motoring, forward braking, reverse motoring and reverse braking. The reverse re-generative braking with damping load may be considered in EV test bench. The National Instruments' cRIO-9046, real time module is considered for the interface of the FPGA modules NI9223 – analog input module as analog to digital converter (ADC) to read physical feedback signals and NI9401 – digital input-output module to generate pulse width modulation (PWM) signals on processing the FOC algorithm.

The conventional drive system uses the three types of motors that have become popular in electric drive applications- PMSM motor, brushless DC motor and three - phase induction motor [1]. The PMSM motor is considered for user end application and testing - Device Under Test (DUT) as it is more reliable, less noisy, has higher efficiency, delivers high torque and offers better `performance in both low and high-speed operations than other motors.

The FOC algorithm developed in LabVIEW processes each iteration in 47us to operate the DUT motor in real-time with less torque ripple and fast torque response. The DUT motor is mounted on a 350kW dyne test-bench and operated in torque mode to drive the DUT -PMSM motor at various load conditions up to rated speed of 2500rpm with load torque of 22Nm.

II. EV DYNE TEST BENCH AND FIELD ORIENTED CONTROL

2.1 EV DYNE TEST BENCH

The EV dyne motor test bench is a platform which evaluates the measure of torque and rotational speed, giving a reading that indicates the power of the motor. In dyne load test the DUT motor is initially operated at the no-load condition at its peak power assuring safe operating conditions. The DUT motor is now loaded lightly by the dyne motor, gradually loading the DUT motor to its full load operating capacity. The dyne motor is operating below the rated speed of DUT motor to avoid stalling

www.jetir.org (ISSN-2349-5162)

. The speed of the DUT motor is set at a fixed value and the load is applied to a known value and the variation in speed and load torque experienced is recorded. These recorded data is now used to analyse the maximum operable speed, torque and power of the motor. The load conditions equivalent to the load experienced by EV motor in an electric vehicle on road and the 4 quadrant operations – forward motoring, forward braking, reverse motoring and reverse braking of motor loading is tested. The performance and efficiency of the DUT motor is now evaluated and the benchmarking is done for the electric vehicle's maximum rated speed, torque and power.

2.2 FIELD ORIENTED CONTROL

The Field Oriented Control is a vector control method in which the three phase stator currents $-I_a$, I_b and I_c of the DUT motor are transformed as equivalent two-phase orthogonal components that can be visualized as constant vectors I_d and I_q . The d-q current components are modulated according to the set speed in the PI controllers. The modulated output from the PI controllers is the equivalent voltage components V_d and V_q . These d-q voltage components are transformed to equivalent 3 phase voltages V_a , V_b and V_c . These 3 phase voltage components are compared with high frequency triangle wave of 5kHz to obtain the sinusoidal pulse width modulation (SPWM) signals. The summary of the FOC algorithm is shown in fig.1 – Summary of FOC.



Fig-1: Summary of Field Oriented Control (FOC) algorithm

III. FUNCTIONAL BLOCK DIAGRAM AND METHODOLOGY





Fig 2. Functional Block Diagram of FOC algorithm

The position data of the rotor shaft of DUT motor is encoded using a position encoder. The position of the rotor shaft is decoded as the equivalent angular displacement (θ_r). The three phase currents I_a, I_b and I_c are considered as feedback inputs along with the position data. The three-phase time varying current components are transformed into equivalent two-phase time varying currents I_{α} and I_{β} in forward Clarke's transform using equations 3.1 and 3.2.

$$I_{\alpha} = \frac{2}{3}(Ia) - \frac{1}{3}(I_b + \overline{\bot}_c)$$
(3.1)

$$I_{\beta} = \frac{1}{\sqrt{3}} (I_b - I_c)$$
(3.2)

The two-phase equivalent time varying current components are transformed into two-time invariant orthogonal vectors I_d and I_q in forward Park's transform using equations 3.3 and 3.4.

www.jetir.org (ISSN-2349-5162)

$$= I_{\alpha} \cos(\theta_r) + I_{\beta} \sin(\theta_r) \tag{3.3}$$

$$I_q = I_\beta \cos(\theta_r) - I_\alpha \sin(\theta_r)$$
(3.4)

The I_d and I_q currents signify the direct axis and quadrature axis current components of the permanent magnet motors. The direct axis component provides control of the air gap flux and the quadrature axis component provides the torque control of DUT motor. The DUT motor can be operated in torque mode by modulating the I_q component by varying I_q reference value. The DUT motor can be operated beyond the rated speed by modulating the I_d component by I_d reference value in flux weakening control.

 I_d

The modulation of I_d and I_q components is done in PI controllers to obtain the voltage equivalent d-q components – V_d and V_q . The time invariant V_d and V_q vectors are transformed into two phase time varying voltage components V_{α} and V_{β} in inverse Park's transform using equations 3.5 and 3.6.

$$V_{\alpha} = V_q \cos(\theta_r) - V_d \sin(\theta_r)$$
(3.5)

$$V_{\beta} = V_d \sin(\theta_r) + V_q \sin(\theta_r)$$
(3.6)

The two-phase time varying voltage components are transformed to equivalent three-phase time varying components Va, V_b and V_c in inverse Clarke's transform using equations 3.7, 3.8 and 3.9.

$$V_a = V_\alpha \tag{3.7}$$

$$V_b = -\frac{1}{2}(V_{\alpha}) + \frac{\sqrt{3}}{2}(V_{\beta})$$
(3.8)

$$V_{C} = -\frac{1}{2}(V_{\alpha}) - \frac{\sqrt{3}}{2}(V_{\beta})$$
(3.9)

The three – phase voltages Va, V_b and V_c are compared with the high frequency triangle waves to generate the sinusoidal pulse width modulation (SPWM) signals in 180° conduction mode. The motor is operated through the inverter module using the generated SPWM signals.

3.2 METHODOLOGY

Fig.3 shows the flow diagram of the proposed methodology of the FOC algorithm with various modules in LabVIEW.



Fig 3. Flow chart of the proposed methodology

The proposed technique requires the per phase current and the actual rotor position and speed data to generate the control signals using the FOC algorithm in LabVIEW.

In Module – 1 (read analog inputs), the position of the rotor is obtained using the resolver mounted to the DUT motor shaft. The resolver data is obtained as continuous sine and cosine signals. These continuous sine and cosine signals are processed as an up-ramp voltage varying from 0.4V to 4.5V in the resolver decoder. The phase currents are also obtained as variable voltage signals through current sensors as feedback input to the FOC algorithm. The analog data is passed to FPGA NI 9223. The position signals are normalized to obtain the mechanical angular displacement values. (θ_m).

In Module - 2 (Theta M to Theta E), the theta mechanical values are then normalized to vary from 0 to 2π radians using the equation 3.10. The equivalent electrical angular displacement (θ_e) is obtained by the conversion of theta mechanical to theta electrical using the equation 3.11.

$$\theta_m = \frac{ResVoltage - V_{min}}{V_{max} - V_{min}} \times 2\pi \text{ [rad]}$$
(3.10)

$$\theta_e = \frac{P}{2} \theta_m \text{ [rad]} \tag{3.11}.$$

Module-3 (Forward Clarke's Transform) The three phase currents I_a , I_b and I_c are transformed in to two phase equivalent orthogonal currents I_{α} and I_{β} . The three - phase stationary reference phasors are transformed to equivalent two phase orthogonal stationary reference currents in forward Clarke transform.

In module-4 (Forward Park's Transform), The two-phase orthogonal stationary reference equivalent currents I_{α} and I_{β} are transformed into two phase equivalent orthogonal rotating reference current vectors I_d and I_q . I_d is the direct axis component which is considered at rotor pole's maximum flux interaction with stator poles, the I_d component is also considered as flux controlling component. I_q is in quadrature to I_d at the quadrature axis, the I_q component is considered as the torque controlling component.

In module 5 (PI Controllers), On performing the Clarke and Park transforms, the AC quantities are now considered in Synchronous rotating reference frame eliminating the frequency, thus the I_d and I_q values are equivalent DC components of three phase AC components. The Command Speed reference value is fed to the controller. The error in speed is converted to equivalent torque current command Iq^{*}. The equivalent command torque current 'Iq^{*}' and flux current 'Id^{*}' (Id =0) are computed and fed to the PI controllers.

In module-6 (Inverse Park's Transform), The inverse Park transformation (dq0 to alpha beta 0) transforms the signals (V_q and V_d voltages) in the rotating reference frame to two phase stationary reference frame. The two orthogonal DC components are now considered as two-phase orthogonal AC equivalent components V_{α} and V_{β} .

In Module-7 (Inverse Clarke's Transform), The two-phase AC voltages are converted to the three phase voltages V_a , V_b and V_c .

In Module 8, (SPWM Generator), The triangular wave is generated at high frequencies equivalent to the switching frequency of 5kHz. The 3 phase Sine waves V_a , V_b and V_c obtained is normalized and then is sampled using the high frequency triangular wave to generate the SPWM pulses.

IV. SPECIFICATIONS AND DESIGN DETAILS

The hardware systems considered in the implementation of the FOC algorithm in LabVIEW is as follows.

1. Selection of Motor

The motor considered is an 8-pole interior permanent magnet, IPM - PMSM motor with 41 KW – continuous power and 60KW peak power. The base speed of the motor is 2800 rpm and the peak speed is 5000 rpm. The voltage rating of the DUT motor is 150 V, with peak current rating of 450 A.

2. Selection of Resolver

The Resolver is also the 8-pole hollow shaft resolver -2367254-1 is used to match the motor pole pairs.

3. Selection_of_Inverter

The inverter is chosen based on the maximum switching frequency required to operate the motor at the top most speed. The maximum Switching frequency considered is 12 kHz and the minimum optimal switching frequency is 2kHz. The Semikron Inverter SKAI 45 A2 GD12-WDI is considered The DC input voltage = 800V, DC input current = 300A, 12kHz switching frequency IGBT module.

4. Resolver_Decoder

The resolver's sine and cosine signals are converted to the real time analog voltage signals observed as an up-ramp signal varying from 0.4V to 4.5 V, using Texas Instruments PGA411-Q1 development board.

5. Selection of Real time interface

The National Instruments CRIO9046, NI9401 and NI9223 modules are used for real time interface, where CRIO9046 is an FPGA interface cubicle and NI9223 is the high-speed analog input (AI- 1MS/s) FPGA module and NI9401 is the high-speed digital input – output (DIO- 10MHz) FPGA module.

V. SIMULATION ANALYSIS AND DISCUSSION

5.1 MATLAB model of the FOC algorithm

The vector control algorithm – FOC for the direct torque control and the flux weakening control of the DUT motor in torque mode is designed using the mathematical model of PMSM motor and the simulation results are verified with mathematical values obtained.

The Mathematical model of the motor is considered based on the desired torque and speed values to be achieved by the motor using the following equations.

$$\frac{li_d}{dt} = \frac{1}{L_s} \left[V_d - Ri_d + \omega L_s i_q \right]$$
(5.1)

$$\frac{di_q}{dt} = \frac{1}{L} \left[V_q - Ri_q - \omega L_s i_d - \omega \psi \right]$$
(5.2)

$$T_e = 1.5P[\lambda i_a + (L_d - L_a)I_d I_a].$$
(5.3)

$$\frac{d\omega}{dt} = \frac{1}{I}T_e.$$
(5.4)

The inductance, resistance of the windings of the motor, air gap flux, torque and inertia of the motor are known from the equations. The mathematical model of the PMSM motor is developed as shown in fig 4.



Fig.4 MATLAB model of PMSM DUT motor

The Interior PMSM motor is simulated with a constant light load torque of 8E-3 Nm. The Motor's rotor position and speed is sensed using the resolver to get Theta Mechanical – angular displacement. The Currents from each phase is taken as feedback from motor terminals – Ia, Ib and Ic.

5.2 Mechanical angular displacement to Electrical angular displacement

The rotor position is identified as ramp signals which is obtained by the resolver decoder. The measured rotor position is normalized to vary from 0 to 2π radians using equation 3.10. Each mechanical rotation is considered as one mechanical angular displacement (θ_m) and the equivalent electrical angular displacement (θ_e) using equation 3.11. The electrical equivalent rotation of the mechanical rotation, depends on the number of poles of the motor.

The Block Diagram of Resolver data and computation of θ_m and θ_e values simulated in MATLAB is shown in fig 5.



Fig.5. Computing θ_m and θ_e in MATLAB

Fig 6 shows the θ_m and θ_e values plotted in MATLAB



The Currents from each phase is considered as the feedback for the forward Clarke's and Park's transformations is shown in fig 7.



Fig 7. Currents from each phase – $I_a,\,I_b$ and I_c

The control blocks of the FOC – forward Clarke's transform, forward Park's transform and reverse Park's transform and reverse Clarke's transformations is shown in fig 8.



Fig 8 FOC Blocks - forward Clarke's, forward Park's transform and reverse Park's, reverse Clarke's transformations

5.3 Forward Clarke's Transform

The three phase currents I_a , I_b and I_c are transformed in to two phase equivalent orthogonal currents I_{α} and I_{β} . The three - phase stationary reference phasors are transformed to equivalent two phase orthogonal stationary reference currents in forward Clarke transform using equations 3.1 and 3.2. The orthogonal currents I_{α} and I_{β} are plotted in MATLAB, shown in fig 9.



Fig.9 Currents I_{α} and I_{β} plotted in MATLAB

5.4 Forward Park Transform

The two-phase orthogonal stationary reference equivalent currents I_{α} and I_{β} are transformed into two phase equivalent orthogonal rotating reference current vectors I_d and I_q , using equations 3.3 and 3.4. The two-phase equivalent orthogonal current vectors I_d and I_q is shown in fig.10.





5.5 PI Controllers Block

On performing the Clarke and Park transforms, the time varying AC quantities are now considered in Synchronous rotating reference frame eliminating the frequency, thus the I_d and I_q values are equivalent DC components of three phase AC components. The Command Speed reference value is set to the controller. The error in speed is converted to equivalent torque current command Iq^* . The equivalent command torque current 'Iq*' and flux current 'Id*' (Id =0) are computed and fed to the PI controllers to obtain the correction modulated voltage d-q components V_d and V_q . The proportional gain - Kp and integral gain - K_i, values for parallel PI controller is computed for the DUT PMSM motors using the following equations 5.1 and 5.2.

$$K_P = L_s \omega_0 \tag{5.1}$$

$$K_i = R\omega_0 \tag{5.2}$$

Where: L_s is the Line inductance between RY phases R is the Line resistance between RY phases ω_0 is the current bandwidth

The correction modulated output d-q voltage components, Vd and Vq are plotted in MATLAB as shown in Fig.11.



Fig.11 Vd and Vq are plotted in MATLAB

5.6 Inverse Park Transform

The inverse Park transformation (dq0 to alpha beta 0) transforms the signals (V_q and V_d voltages) in the rotating reference frame to two phase stationary reference frame. The two orthogonal DC components are now considered as two-phase orthogonal AC equivalent components V_{α} and V_{β} using equations 3.5 and 3.6. Fig.12 shows the plot of V_{α} and V_{β} .



Fig.12 V_{α} and V_{β} plotted in MATLAB

5.7 Inverse Clarke's transform

The two-phase AC voltages are converted to the equivalent three phase voltages V_a , V_b and V_c using equations 3.7,3.8 and 3.9. The three phase voltages V_a , V_b and V_c are plotted in MATLAB, shown in Fig.13.



Fig.13 three phase voltages Va, Vb and Vc are plotted in MATLAB

5.8 Sinusoidal Pulse Width Modulation (SPWM)

The three – phase voltages Va, V_b and V_c are compared with the high frequency triangle waves to generate the sinusoidal pulse width modulation (SPWM) signals in 180° conduction mode. The motor is operated through the inverter module using the generated SPWM signals. The block diagram of SPWM logic simulated in MATLAB is shown in Fig.14.



Fig.14 SPWM logic for 180° conduction mode

The sinusoidal PWM signals generated in MATLAB is as shown in fig.15.



Fig.15 Sinusoidal PWM signals generated in MATLAB

The speed and torque response of the FOC algorithm simulated in MATLAB for set speed of 5000 rpm with load torque of 80mNm is shown in Fig.16 and Fig17.



Fig.16 Motor Speed response in MATLAB at 5000 rpm.



Fig.17 Motor Torque response in MATLAB at 80mNm.

VI. HARDWARE IMPLEMENTATION RESULTS AND DISCUSSION

6.1 Graphical User Interface

The graphical user interface (GUI) designed for speed setting and monitoring real time data is shown in Fig.18.



Fig.18 GUI developed for FOC in LabVIEW

6.2 Hardware Results of FOC Control of DUT Motor

The DUT- PMSM motor is tested in 350kW dyne test bench to operate in forward motoring, forward braking, reverse motoring, and reverse breaking operations by applying varying loads on the DUT motor by dyne motor.

1. Forward Motoring

- The Motor is loaded on 350kW Dyne system with 120V DC supplied to inverter.
- The Motor is operated in forward direction.

Table-1 shows the variation of speed for load conditions of DUT motor

| Set Speed [rpm] | Iq ref [A] | R- Phase Current [A] | Actual Speed [rpm] | Load [Nm] |
|-----------------|------------|----------------------|--------------------|-----------|
| 800 | 50 | 40-50 | 830 | 10 |
| 2000 | 60 | 50-60 | 2050 | 12 |
| 2000 | 70 | 60-70 | 1900 | 14 |
| 2000 | 75 | 60-75 | 1890 | 18 |
| 2000 | 80 | 70-80 | 1850 | 22 |

Table-1 Variation of speed for varying load in forward direction

2. Reverse Motoring

- The Motor is loaded on 350kW Dyne system with 120V DC supplied to inverter.
- The Motor is operated in reverse direction.
- The negative sign indicates that the rotor shaft direction is in opposite direction from previous case.

Table-2 shows the variation of speed for load conditions of DUT motor in reverse direction

| Set Speed [rpm] | Iq ref [A] | R- Phase Current [A] | Actual Speed [rpm] | Load [Nm] |
|-----------------|------------|----------------------|--------------------|-----------|
| -800 | 50 | 40-50 | -800 | 10 |
| -2000 | 60 | 50-60 | -1950 | 12 |
| -2000 | 70 | 60-70 | -1900 | 14 |
| -2000 | 75 | 60-75 | -1890 | 18 |
| -2000 | 80 | 70-80 | -1850 | 22 |

Table-2 Variation of speed for varying load in reverse direction

6.3 Hardware Results - Sinusoidal PWM signals

The 180-degree conduction mode- sinusoidal PWM signals from the developed FOC algorithm is read at the FPGA module NI-9401 ultra-high speed DIO pins -0 to 5. The sinusoidal PWM signals are then amplified from 5V to 12V. The PWM signals generated are shown in Fig.19.



Fig.19 Sinusoidal PWM signals generated in 180-degree conduction mode

6.5 Hardware Results – Line Voltages across the DUT motor terminals

The line Voltages across RY, YB and BR phases on no-load condition are as shown in Fig.20.



Voltage across RY

Voltage across YB

Voltage across BR

Fig.20 Line Voltages across RY, YB and BR terminals of the DUT motor on no-load Table-3 shows the measured values of the line voltages of DUT motor in no load conditions.

| Phase | V _{max} [V] | V _{min} [V] | V _{rms} [V] | V pk-pk [V] |
|-------|----------------------|----------------------|----------------------|-------------|
| R-Y | 49.6 | -51.2 | 25.3 | 101 |
| Y-B | 52.2 | -49.5 | 25.4 | 102 |
| B-R | 49.5 | -52.0 | 25.2 | 101 |

Table -3 Measured Line voltages of DUT motor on no-load

6.6 Hardware Results - Phase Voltages across the DUT motor terminals

The phase voltages across each phase terminals with respect to dedicated neutral wire of the DUT motor is shown in Fig 21.



R Phase

Y Phase

B Phase

Fig.21 Phase voltages across each phase terminals with respect to dedicated neutral wire of the DUT motor Table-4 shows the measured phase voltages across each phase and dedicated neutral wire of the DUT motor

| Phase | V _{max} [V] | V _{min} [V] | V _{rms} [V] | V pk-pk [V] | Frequency [kHz] |
|-------|----------------------|----------------------|----------------------|-------------|--------------------|
| R | 33.3 | -36 | 12 | 70 | 6.26 |
| Y | 33.6 | -36.8 | 11.5 | 70.4 | 6.28 |
| В | 33.6 | -36.4 | 13.4 | 70 | 6.3 |

Table-4 Phase voltages across each phase terminals with respect to dedicated neutral wire of the DUT motor

VII. CONCLUSION

The developed program in LabVIEW software offers robust control of the DUT - PMSM motor in torque mode. The DUT motor reaches the set speed on no-load condition in 3 seconds and on-load condition at 10Nm, the motor reaches the set speed of 800rpm in 6 seconds. The DUT motor drives the load at set speed with variation in phase currents compared with the set reference current of corresponding speed. The error in set reference current and measured current is observed to be less than +/-10%. The developed module operates the DUT motor in all 4 quadrant operations and performance analysis is conducted on Dyne test bench.

REFERENCES

- [1] Gora, R., Biswas, R., Garg, R.K. and Nangia U, "Field Oriented Control of Permanent Magnet Synchronous Motor (PMSM) Driven Electric Vehicle And Its Performance Analysis". In 2021 IEEE 4th International Conference on Computing, Power and Communication **Technologies** (GUCON) September 2021,pp. 1-6.
- [2] O. Tahmaz, M. N. Ekim and A. B. Yildiz, "Vector Control of Permanent Magnet Synchronous Motor by a Two-Level SPWM Inverter," 2020 4th International Symposium on Multidisciplinary Studies and Innovative Technologies (ISMSIT), 2020, pp. 1-7.
- [3] Tatar G, Korkmaz H, SERTELLER NF, TOKER K, " LabVIEW FPGA based BLDC Motor Control by using field oriented control algorithm". In 2020 IEEE International Conference on Smart Energy Systems and Technologies (SEST) 7 Septempber 2020 PP. 1-6.
- [4] Wang, Z., Chen, J., Cheng, M. and Chau, K.T., "Field-oriented control and direct torque control for paralleled VSIs fed PMSM drives with variable switching frequencies". IEEE Transactions on Power Electronics, 31(3), March 2016, pp.2417-2428.
- [5] P. Kumar, S. Dhundhara and R. Makin, "Performance analysis of PMSM drive based on FOC technique with and without MRAS method," 2016 International Conference on Recent Advances and Innovations in Engineering (ICRAIE), 16 May 2016, рр. 1-б.
- [6] Liu, Y., Barford, L. and Bhattacharyya, S.S, "Constant-rate clock recovery and jitter measurement on deep memory waveforms using dataflow". In 2015 IEEE International Instrumentation and Measurement Technology Conference (I2MTC) Proceedings, 2015, May PP. 1590-1595.
- [7] X. Zhai, M. Zhang, X. Bai and Z. Zhang, "A Signal Analysis Design Based on LabVIEW," 2015 International Conference on Cyber-Enabled Distributed Computing and Knowledge Discovery, 2015, PP. 473-476.
- [8] Bevilaqua MA, Nied A, de Oliveira J, "Labview fpga foc implementation for synchronous permanent magnet motor speed control". In 2014 11th IEEE/IAS International Conference on Industry Applications 2014 Dec 7 PP. 1-8.
- [9] F. Yusivar, N. Hidavat, R. Gunawan and A. Halim, "Implementation of field oriented control for permanent magnet synchronous motor," 2014 International Conference on Electrical Engineering and Computer Science (ICEECS), 2014, PP. 359-362.

- [10] E. Yesilbag and L. T. Ergene, "Field oriented control of permanent magnet synchronous motors used in washers," 2014 16th International Power Electronics and Motion Control Conference and Exposition, 2014, PP. 1259-1264.
- [11] Feng, C., Jia-Xiong, Z. and Ji-Hao, Y., "Frequency spectrum analysis of sampling clock jitter system based on LabVIEW", In 2012 International Conference on Computational Problem-Solving (ICCP) 2012, October, PP. 325-327.
- [12] J. Kryszyn, D. Wanta, P. Kulpanowski and W. T. Smolik, "LabVIEW based data acquisition system for electrical capacitance tomography," 2018 International Interdisciplinary PhD Workshop (IIPhDW), 2018, pp. 348-352.
- [13] H. M. Wang, D. D. Li, P. Xue, J. Zhu and H. B. Li, "LabVIEW-based data acquisition system design," Proceedings of 2012 International Conference on Measurement, Information and Control, 2012, pp. 689-692.
- [14] Y. Luo, C. G. Li, F. Zhang and K. Wang, "The real-time monitor system based on LabVIEW," Proceedings of 2012 International Conference on Computer Science and Network Technology, 2012, pp. 848-851.
- [15] Mirahki, H. and Moallem, M. "Torque calculation in interior permanent magnet synchronous machine using improved lumped parameter models". Progress in Electromagnetics Research M, 39, 2004 pp.131-139





| Rep | ort_Pradee | ep Kumar | | | |
|--------|---|---|---|--------------------------|------|
| ORIGIN | ALITY REPORT | | | | |
| SIMILA | 2% ARITY INDEX | 8% INTERNET SOURCES | 8% PUBLICATIONS | 4% STUDENT PAP | PERS |
| PRIMAR | RY SOURCES | | | | |
| 1 | www.ijer | t.org | | | 2% |
| 2 | easysites | socialmedia.we | ebly.com | | 1% |
| 3 | pt.scribd Internet Source | .com | | | 1% |
| 4 | C. Zivkov Ferstl, D. "Bringing Simulation Forum for Languag Publication | vic, Ch. Grimm, Denger, D. Kre g Uncertainties on: A SystemC / or Specification es (FDL), 2020 | J. Kolsch, D. Sl ems, A. Barisic into System AMS Case Stud and Design | nort, M. dy", 2020 | 1 % |
| 5 | WWW.Md | pi.com | | | 1% |
| 6 | Krishnan Permane Permane Brushles Publication | , . "Control Stra ent Magnet Syn ent Magnet Syn s DC Motor Dri | ategies for a chronous Mac chronous and ves, 2009. | chine", | 1 % |

| 7 | Submitted to VIT University Student Paper | <1 % |
|----|--|------|
| 8 | livrepository.liverpool.ac.uk | <1% |
| 9 | Campbell, . "Clarke's and Park's Transformations", Power Electronics and Applications Series, 2003. Publication | <1% |
| 10 | ethesis.nitrkl.ac.in Internet Source | <1% |
| 11 | iosrjournals.org Internet Source | <1% |
| 12 | works.bepress.com | <1% |
| 13 | WWW.St.com Internet Source | <1 % |
| 14 | www.electricaltechnology.org | <1% |
| 15 | dokumen.pub Internet Source | <1% |
| 16 | S. Li ^{II} . "SIMULATION ANALYSIS OF DFIG CHARACTERISTICS UNDER d-q CONTROL STRATEGIES IN STATOR-VOLTAGE-ORIENTED FRAME", International Journal of Power and Energy Systems, 2009 | <1 % |

| 17 | Guner TATAR, Hayriye KORKMAZ, N. Fusun Oyman SERTELLER, Kenan TOKER. "LabVIEW FPGA Based BLDC Motor Control by Using Field Oriented Control Algorithm", 2020 International Conference on Smart Energy Systems and Technologies (SEST), 2020 Publication | <1% |
|----|---|-----|
| 18 | Submitted to Khulna University of Engineering & Technology Student Paper | <1% |
| 19 | www.duo.uio.no Internet Source | <1% |
| 20 | Jingyi Du, Wentao Li, Jinbao Guo. "Design of LabVIEW based general data acquisition system", 2017 IEEE 2nd Information Technology, Networking, Electronic and Automation Control Conference (ITNEC), 2017 Publication | <1% |
| 21 | Zhen Chen. "Permanent Magnet Synchronous Motor Parameter Test System Based on LabVIEW", 2019 IEEE 3rd Advanced Information Management, Communicates, Electronic and Automation Control Conference (IMCEC), 2019 Publication | <1% |

22

| 23 | repository.sustech.edu Internet Source | <1% |
|----|--|------|
| 24 | www.autoscopecarcare.com | <1% |
| 25 | Kamalaselvan, A., and S. Lenin Prakash. "Modeling simulation and analysis of closed loop speed control of PMSM drive system", 2014 International Conference on Circuits Power and Computing Technologies [ICCPCT- 2014], 2014. Publication | <1 % |
| 26 | Advances in Industrial Control, 2015. Publication | <1% |
| 27 | CT. Pan, SM. Sue. "A Linear Maximum Torque Per Ampere Control for IPMSM Drives Over Full-Speed Range", IEEE Transactions on Energy Conversion, 2005 Publication | <1 % |
| 28 | Submitted to University of Sheffield Student Paper | <1% |
| 29 | Sithumini Ekanayake, Rukmi Dutta, D. Xiao, M. F. Rahman. "Direct torque and flux control of a fractional-slot concentrated-winding IPMSM in deep flux-weakening region", 2017 20th International Conference on Electrical Machines and Systems (ICEMS), 2017 Publication | <1% |

| 30 | Submitted to University of Nottingham Student Paper | <1% |
|----|---|-----|
| 31 | Venkata Yaramasu, Bin Wu. "Model Predictive Control of Wind Energy Conversion Systems", Wiley, 2017 Publication | <1% |
| 32 | mylifechoices.co.uk | <1% |
| 33 | skill-lync.com Internet Source | <1% |
| 34 | link.springer.com | <1% |
| 35 | www.freepatentsonline.com | <1% |
| 36 | www.tankonyvtar.hu Internet Source | <1% |
| 37 | open.library.ubc.ca Internet Source | <1% |
| 38 | repositorio.unesp.br Internet Source | <1% |
| 39 | O. Ojo, Zhiqiao Wu. "A new controller for three-phase boost rectifiers lacking balance in source voltages and impedances", Twentieth Annual IEEE Applied Power Electronics | <1% |

Conference and Exposition, 2005. APEC 2005., 2005 Publication

Shalliker, R.A.. "Axial and radial diffusion <1% 40 coefficients in a liquid chromatography column and bed heterogeneity", Journal of Chromatography A, 20030425 Publication www.scribd.com <1% 41 Internet Source <**1** % Aria Younesi, Sajjad Tohidi, Mohammad Reza 42 Feyzi, Mehdi Baradarannia. "An improved nonlinear model predictive direct speed control of permanent magnet synchronous motors", International Transactions on **Electrical Energy Systems**, 2018 Publication Bai Le Zhang, Jiu He Wang, Feng Jiao Zhao. <1% 43 "Study on Passivity-Based Control of TNPC PV Grid-Connected Inverter", Applied Mechanics and Materials, 2014 Publication Filip Maly, Pavel Kriz, Michael Adamec. <1% 44 "Chapter 67 Pervasive Game Utilizing WiFi Fingerprinting-based Localization", Springer Science and Business Media LLC, 2016 Publication

- M. Cirrincione, M. Pucci. "An MRAS-Based Sensorless High-Performance Induction Motor Drive With a Predictive Adaptive Model", IEEE Transactions on Industrial Electronics, 2005 Publication
- Sang-Hoon Kim, Seung-Ki Sul. "Voltage control strategy for maximum torque operation of an induction machine in the field-weakening region", IEEE Transactions on Industrial Electronics, 1997 Publication
- 47 Wook Hyun Kwon, Gi Wen Lee, Young Moon Park, Man Chul Yoon, Myeong Ho Yoo. "High impedance fault detection utilizing incremental variance of normalized even order harmonic power", IEEE Transactions on Power Delivery, 1991 Publication
- Yash Champneri, Shabari Nath. "Effect of Non-Idealities on Commutation Process of direct AC-AC based Power Electronic Transformers", 2020 IEEE International Conference on Power Electronics, Drives and Energy Systems (PEDES), 2020 Publication

ebin.pub

49

<1 %

<1%

<1%

| 50 | ijesc.org Internet Source | <1% |
|----|--|------|
| 51 | knowledgecommons.lakeheadu.ca | <1 % |
| 52 | mafiadoc.com Internet Source | <1% |
| 53 | mts.intechopen.com | <1% |
| 54 | studyres.com Internet Source | <1% |
| 55 | M. Boussak, K. Jarray. "An improved sensorless speed control of indirect stator flux-oriented induction motor drives", 2004 IEEE International Symposium on Industrial Electronics, 2004 Publication | <1% |
| 56 | Mary Suja Antony, R.S Praveen Raj. "Four quadrant operation of vector control of PMSM with dynamic braking", 2015 International Conference on Control Communication & Computing India (ICCC), 2015 Publication | <1% |
| 57 | Mohd. Marufuzzaman, M. B. I. Reaz, M. S. Rahman, M. A. Mohd. Ali. "Hardware prototyping of an intelligent current dq PI | <1% |

controller for FOC PMSM drive", International Conference on Electrical & Computer Engineering (ICECE 2010), 2010

Publication

Exclude quotesOffExclude bibliographyOff

Exclude matches Off


RV Educational Institutions [®] RV College of Engineering [®]

Autonomous Institution Affiliated to Visvesvaraya Technological University, Belagavi Approved by AICTE, New Delhi, Accredited By NAAC, Bengaluru And NBA, New Delhi Go, change the world

DEPARTMENT OF ELECTRICAL AND ELECTRONICS ENGINEERING

Major Project: Phase-II Report

on

DESIGN, DEVELOPMENT AND VALIDATION OF NFC SYSTEM FOR LOW POWER APPLICATIONS

18MPE41

Submitted by MONISHA J R USN: 1RV20EPE07

Under the Guidance

of

Dr. S.G. Srivani Professor, Head of Dept. and Associate PG Dean Electrical & Electronics Engg. Dept. RV College of Engineering Bengaluru – 560059 Vinay Singh P & Rajesh Sugasi Firmware Engineer Team Infra NXP Semiconductors India Bengaluru – 560045

Submitted in partial fulfillment of the requirements for the award of degree of

MASTER OF TECHNOLOGY in POWER ELECTRONICS



2021-22

RV COLLEGE OF ENGINEERING®

Bengaluru - 560059

(Autonomous Institution Affiliated to Visvesvaraya Technological University, Belagavi)



CERTIFICATE

Certified that the project work titled "Design, Development and Validation of NFC System for Low Power Applications" carried out by Monisha J R, USN: 1RV20EPE07, a bonafide student of RV College of Engineering, Bengaluru in partial fulfilment for the award of Master of Technology in Power Electronics of RV College of Engineering, Bengaluru, affiliated to Visvesvaraya Technological University, Belagavi, during the year 2021-22. It is certified that all corrections/suggestions indicated for internal assessment have been incorporated in the report deposited in the departmental library. The project report has been approved as it satisfies the academic requirement in respect of project work prescribed for the said degree.

Dr. S. G. Srivani

Professor and Associate PG Dean, Department of Electrical & Electronics Engineering, RVCE, Bengaluru –59

Dr. S. G. Servani

Head of Department, Department of Electrical & Electronics Engineering, RVCE, Bengaluru–59

Dr. K. N. Subramany

Principal, RVCE, Bengaluru-59

Name of the Examiners

Signature with Date

RV COLLEGE OF ENGINEERING®,

(Autonomous Institution Affiliated to Visvesvaraya Technological University, Belagavi)

DEPARTMENT OF ELECTRICAL AND ELECTRONICS ENGINEERING

Bengaluru- 560059

DECLARATION

I, Monisha J R, student of fourth semester M.Tech in Power Electronics, Department of Electrical and Electronics Engineering, RV College of Engineering, Bengaluru declare that the project titled "Design, Development and Validation of NFC System for Low Power Applications", has been carried out by me. It has been submitted in partial fulfilment of the course requirements for the award of degree in Master of Technology in Power Electronics of RV College of Engineering, Bengaluru, affiliated to Visvesvaraya Technological University, Belagavi, during the academic year 2021-22. The matter embodied in this report has not been submitted to any other university or institution for the award of any other degree or diploma.

Signature of the Student

Date of Submission: 14-07-2022

Student Name: Monisha J R

USN: 1RV20EPE07

Department of Electrical and Electronics Engineering RV College of Engineering[®], Bengaluru-560059



Date : 28 June, 2022

To Whomsoever It May Concern

Ongoing Internship Certificate

This is to certify that Ms. Monisha J R, ID - NXF78037, is undergoing an internship at NXP India Pvt. Ltd., Bangalore. She started the internship on 1 September, 2021 on the project titled: Design, Development and Validation of NFC system for Low Power Applications under the guidance of Mr. Vinay Singh P and Mr. Rajesh Sugasi.

Under the company's Intellectual Proprietary rights clause any disclosure of scripts or software programs written during the Internship tenure which are subjected to be used under project are strictly private and confidential and cannot be disclosed to any person outside the company.

For NXP INDIA Pvt Ltd

furnit

Manish Subodh HR Manager

NXP India Private Limited CIN: U72500KA2004PTC101034 Miar, Manyala Tech Park, Green Heart Phase II, Nagawara, Bengahur - 560 045, Karnataka, India Tet: +91 80 6912 8100, Fas: +91 80 6912 8211 Email: Contact India group.com Website: Mito Verwy noti com Reg.d. Office: Corund Floor, Manyata Tech Park, Greenheart Phase-IE, Nagawara, Bengaluru - 560 045, Karnataka, India

ACKNOWLEDGEMENT

Any achievement, be it scholastic or otherwise does not depend solely on the individual efforts but on the guidance, encouragement and cooperation of intellectuals, elders and friends. A number of personalities, in their own capacities have helped me in carrying out this project titled, "Design, Development and Validation of NFC System for Low Power Applications". I would like to take this opportunity to thank them all.

Firstly, I deeply express sincere gratitude to my guide **Dr. S G Srivani**, Professor, Head of the department and Associate Dean, P.G. studies, Department of Electrical and Electronics Engineering, for her patience, valuable guidance, suggestions, advice and assistance throughout this project. She has been a constant and regular source of encouragement to me during this period.

I would like to express my thanks to **Dr. Rudranna Nandihalli**, Professor and Head of the department (Retired), Department of Electrical and Electronics Engineering, RVCE, Bengaluru, for his motivation and constant support throughout this project.

I owe my deepest gratitude to **Dr. K N Subramanya**, Principal, RVCE, Bengaluru, for his support towards completion of this project.

It is a genuine pleasure to express my deep sense of thanks and gratitude to Amit Jha, Manager, Vinay Singh P, Firmware Engineer and Rajesh Sugasi, Firmware Engineer, Team Infra at NXP Semiconductors India Pvt Ltd. Their dedication and keen interest above all overwhelming attitude to help me has been the main reason for me to be able to complete my work.

I would like to thank all the faculty members and non-teaching staff of the Department of Electrical and Electronics Engineering, RVCE for their constant support.

I am indebted to my parents for their constant support and encouragement throughout my life. I thank all my friends provided me with valuable suggestions to improve the project.

Monisha J R Power Electronics Department of Electrical and Electronics Engineering RV College of Engineering Bengaluru-59

ABSTRACT

Near Field Communication (NFC) is a standard-based short-range wireless connectivity technology that makes life easier and more convenient for consumers around the world by making it simpler to make transactions, exchange digital content, and connect electronic devices with a touch. NFC is compatible with millions of contactless cards and readers already deployed world-wide. Just like Bluetooth and Wi-Fi, and all manner of other wireless signals. NFC works on the principle of sending information over radio waves. The technology used in NFC is based on older RFID (Radio-frequency identification) ideas, which used electromagnetic induction in order to transmit information. The transmission frequency for data across NFC is 13.56 megahertz. Data can be sent at either 106, 212, or 424 kilobits per second.

The project work aimed at the design and development of an NFC system with NXP PN5190 reader chip and an antenna operating at 13.56 megahertz. The proposed NFC system operated in low power mode like Standby which minimized the chip current and in turn reduced the power consumption. The NFC system code implementation was carried out in Eclipse IDE tool and an antenna with symmetrical matching was designed for 13.56 megahertz. The test framework to validate the low power modes of NFC reader IC for different wake up scenarios and clock management unit on RTL environment was developed in Eclipse IDE tool. The need for a low power voltage converter to provide isolation increases as technology progresses. The supply in the designed NFC system included a proposed Flyback converter for providing output voltage of 3.3V.

The NFC system was designed and developed to operate in low power mode and reduce power utilization. From the RTL waveforms it was observed that the NFC reader IC entered Standby mode and woke up when an external RF field was detected. The rectangular antenna was designed successfully for operating at 13.56 megahertz. The flyback converter was designed and simulated in PSIM tool for DC-DC conversion required for supplying the NFC reader IC incorporated in the NFC system. The designed Flyback converter achieved an output voltage and current of 3.3V and 0.1A respectively from an input supply of 12V. The test framework with 45 tests was carried out for validating the designed NFC system power modes and clock unit. The tests was carried out in Links application and all 45 tests passed with proper transition to low power modes.

LIST OF PUBLICATIONS

Publication Type

Publication Details

Journal

Monisha J R, Dr. S G Srivani "Design of NFC System for Low Power Applications", *International Research Journal of Engineering and Technology (IRJET)*, Volume: 09, Issue: 06, June 2022



TABLE OF CONTENTS

| A .1 | | | • | |
|-----------------|------------------------------|--------------------------------|--------|--|
| ACKNO | wiedgem | ent | 1 | |
| Abstra | ict | | 11 | |
| List of | Publicat | ions | iii | |
| Table | of Conter | nts | iv | |
| List of | Figures | | vii | |
| List of | Tables | | viii | |
| Glossa | ry | | viii | |
| Chapt | er 1 | | | |
| Introd | uction | | | |
| 1.1 | Literatu | ire Review | 2 | |
| 1.2 | Motivat | tion | 4 | |
| 1.3 | Problen | n Definition | 4 | |
| 1.4 | Objecti | ves | 4 | |
| 1.5 | Organisation of the Report 5 | | | |
| 1.6 | Summary 5 | | | |
| Chant | er I | | | |
| NFC S | vstem foi | r Low Power Applications | | |
| 21 | Near Fi | eld Communication | 6 | |
| 2.1 | 211 | NEC Operation Modes | 0 7 | |
| | 2.1.1 | NFC Applications | , 8 | |
| | 2.1.2 | Working of NEC | 8 | |
| | 2.1.5 | Basic NFC System | 9 | |
| 2.2 | Power N | Management in Embedded Systems | 10 | |
| 2.2 | 2.2.1 | Firmware Power Management | 10 | |
| | 222 | Peripheral Power down | 10 | |
| | 2.2.2 | Energy Saving Card detection | 10 | |
| 23 | Clock N | Janagement in Embedded Systems | 12 | |
| 2.5 | Flyback | | 12 | |
| 2. 4 | Swaar | Flyback converter 13 | | |
| 2.3 | Summa | ITY | 13 | |

Chapter 3

| Methodology and block diagram | | | |
|-------------------------------|---------------|-----------|----|
| 3.1 | Methodology | | 14 |
| | 3.1.1 | Flowchart | 14 |
| | 3.1.2 | Testing | 14 |
| 3.2 | Block diagram | | 16 |
| 3.3 | Summary | | 17 |

Chapter 4

Specifications and Design

| 4.1 | Specifications 18 | | |
|-------|-------------------|--|----|
| | 4.1.1 | Hardware requirement Specifications | 18 |
| | 4.1.2 | Software requirement Specifications | 19 |
| 4.2 | Design | Ser Mills | 20 |
| | 4.2.1 | Antenna design | 20 |
| | 4.2.2 | Converter design | 22 |
| 4.3 | Summa | ıry | 24 |
| Chapt | ter 5 | | |
| Simul | ations and | d Imple <mark>mentations</mark> | |
| 5.1 | Simulat | tions | 25 |
| | 5.1.1 | Flyback Converter | 25 |
| | 5.1.2 | Rectangular Patch Antenna | 26 |
| 5.2 | Implem | entation | 27 |
| | 5.2.1 | Low Power Mode Operation of NFC System | 27 |
| | 5.2.2 | Test Implementation Flow | 29 |
| 5.3 | Summa | ry | 29 |
| | | | |

Chapter 6

Results and Discussion

| 6.1 | Hardwa | Hardware Results | |
|-----|---------|--------------------------------------|----|
| 6.2 | Simula | tion Results | 31 |
| | 6.2.1 | Validation Results | 31 |
| | 6.2.2 | Flyback Converter Simulation results | 33 |
| 6.3 | Summary | | 35 |

| Chapter 7 | | | |
|------------|--------------------------------|----|--|
| Conc | Conclusion and Future Scope 36 | | |
| 7.1 | Conclusion | 36 | |
| 7.2 | Future Scope | 36 | |
| References | | | |
| Appe | Appendix A 40 | | |



LIST OF FIGURES

| Sl.no | Figure name | Page no |
|-------|--------------------------------|------------|
| 2.1 | NFC Domain | 6 |
| 2.2 | Card Emulation mode | 7 |
| 2.3 | Reader/Writer mode | 7 |
| 2.4 | Peer-to-Peer mode | 8 |
| 2.5 | Establishment of communication | 9 |
| 2.6 | NFC System | 9 |
| 2.7 | System Power States | 11 |
| 2.8 | LPCD Configuration | 12 |
| 2.9 | Clock Sources | 12 |
| 2.10 | Flyback converter circuit | 13 |
| 3.1 | Flowchart | 14 |
| 3.2 | Testing design flow | 15 |
| 3.3 | Real IC test set up | 15 |
| 3.4 | RTL simulation test flow | 16 |
| 3.5 | Block diagram | 17 |
| 4.1 | PN5190 Development board | 18 |
| 4.2 | Segger J-Link debugger | 1 9 |
| 4.3 | NFC Antenna | 20 |
| 4.4 | Simple Flyback Converter | 23 |
| 5.1 | Flyback Converter | 26 |
| 5.2 | Rectangular Patch Antenna | 26 |
| 5.3 | Reader Flash Area | 27 |

| 5.4 | Code Flow of Non-Secure Application | 28 |
|-----|---|----|
| 5.5 | Test Flow | 29 |
| 6.1 | RTT viewer output of Non-Secure Application - 1 | 30 |
| 6.2 | RTT viewer output of Non-Secure Application - 2 | 31 |
| 6.3 | Standby Mode Output | 32 |
| 6.4 | Suspend Mode Output | 33 |
| 6.5 | HFO clock Output | 33 |
| 6.6 | Switching Pattern of switches | 34 |
| 6.7 | Output Voltage | 35 |
| 6.8 | Output Current | 35 |

LIST OF TABLES

| Table r | no. Table name | Page no |
|---------|----------------------|---------|
| 2.1 | Power States | 11 |
| 4.1 | Operating Features | 19 |
| 5.1 | Converter Parameters | 25 |
| 5.2 | Antenna Dimensions | 27 |
| | GLOSSARY | 5 |
| : | Device Under Test | 0/ |
| : | Integrated Circuit | |

GLOSSARY

| DUT | : | Device Under Test |
|-------|---|--------------------------------|
| IC | : | Integrated Circuit |
| LPCD | : | Low Power Card Detection |
| NFC | : | Near Field Communication |
| PMU | : | Power Management Unit |
| RF | : | Radio Frequency |
| RFID | : | Radio frequency Identification |
| RTL | : | Register Transfer Level |
| SWD | : | Serial Wire Debug |
| ULPCD | : | Ultra Low Power Card Detection |
| | | |

CHAPTER 1

INTRODUCTION

Near Field Communication (NFC) is a wireless standard for data transmission within a short-range at high frequency based on Inductive coupling. NFC technology has evolved from existing Radio-frequency Identification (RFID) technology. NFC technology is opted when there is a need to transfer data immediately and fast. The basic principle of operation is "touch to communicate" that indicates bringing NFC enabled devices in close proximity to each other establishes connection for data transmission. The transmission range of the NFC standard is close to 10cm and frequency of operation is 13.56 megahertz. The rate of data transmission offered by NFC is in the range of 106 Kbit/s to 424 Kbit/s [1]-[4].

The NFC comprises of a poller and at least one listener. The poller/initiator has the ability to power up the passive listener/target device by generating RF field actively. The NFC technology allows an NFC enabled device such as mobile to accept data from a tag that is in close proximity to the poller. The NFC passive tag consists of a silicon chip and an antenna. The passive tag does not contain an internal power source rather it makes use of the RF field generated by the reader to power up its inner circuitry. The average power consumption of the NFC system is increased due to reading of such passive tag. NFC is backward compatible with Sony FeliCa card standards as well as the Smart Card infrastructure based on ISO/IEC 14443 standard for proximity contactless smart cards. A new protocol was created and specified in the ECMA-340 and ISO/IEC 18092 standards for the information exchange between two NFC devices [5]-[7].

NFC is just not an interface to exchange data but also provides a way to transfer energy to the communication partner called the transponder. Communication with such transponder increases the average power consumption of the system consisting of NFC Reader, Wireless communication channel and a transponder. The NFC finds its application in lock/unlock and ignite car, payments, transportation, door access etc, [8]-[9].

The integration of NFC into devices has the drawback of increasing the device's energy consumption. Especially when the NFC Reader is a smart phone, during the reading process the average power consumption of NFC-Reader increases by up to 107%. Using NFC systems for applications like wireless payment, it is mandatory to add security. All the weak spots must be secure to prevent attackers from gaining unauthorized access to the system. To secure the wireless

transmission, encryption algorithms like Advanced Encryption standard (AES) is used. The usage of such algorithms leads to an increased energy consumption during transmission. As compared to other wireless standards such as Bluetooth or Wi-Fi, NFC technology presents several advantages in short-range communications. NFC ICs are cheaper, and have capability to store data within NFC IC, avoiding the use of microcontrollers thus reducing price, complexity, size and power consumption [10]-[13].

The Flyback converter have been used for DC-DC conversion and electrical isolation since the flyback topology is simple to operate with minimum component count and small size. Due to the requirements to reduce energy and cost of electronic devices, switch mode power supplies has to operate in high frequency in order to use smaller and cheaper magnetics inductors and transformers [14]-[15].

The project work attempted to show the reduction of energy consumption of NFC system by deploying the low power modes into the system. The rectangular antenna design aimed to achieve equal power distribution due to the symmetric nature of the antenna. The flyback converter in the power supply unit of the NFC system aimed at providing low output voltage required for the applications operating at low power.

1.1 Literature survey

Credit card payments, information transfer, access control, vending machines, and automation systems all make extensive use of NFC technology. The application of NFC technology in the real world creates order, boosts productivity, and improves communication reliability. Numerous scholars have conducted extensive research on the subject and have produced numerous academic papers and journal articles on security in NFC applications [1].

The NFC IC producers recently released sophisticated integrated circuits with energyharvesting capabilities on the market. These chips utilise the magnetic field energy received at the reader to generate voltage that is used to power external devices [2]. Extremely low power consumption becomes a design requirement as the need for extended battery life grows. Methods of system level power management are essential for achieving low power usage. A variety of sleep modes are implemented using different levels of clock and power gating as part of power management techniques. Software-commanded entrance and exit are among these modalities [3]. A system-on-chip (SoC) with different power states can optimise consumption in the suspend mode by using adaptive power management (APM). The SoC has the option to choose the most effective low power mode for its activity thanks to the APM [4].

Pulsed RF transmission is used by LF RFID tags to connect with the reader. The electronics inside passive tags is powered by the incoming RF energy sent by a reader because they lack an internal power source. The chip keeps operating even when there is very little RF power available by drawing current from a sizable on-chip storage capacitor that is adjusted by the PM system when there is RF power available [5]. The three components of software power management are battery management, device management, and CPU management. Dynamic voltage scaling (DVS) refers to runtime changes in the supply voltage levels given to various components in a system in order to reduce overall system power consumption, is a component of CPU power management. The CPU voltage is lowered to reduce power consumption when the system workload is reduced. Due to the fact that the processor's power consumption is inversely related to operational clock frequency, the Real Time clock (RTC) is used to regulate the system clock to reduce power consumption [6]. All of the devices in the system is controlled by the device power management. Each device must cooperate with the system's state transition when it is put into normal mode from sleep mode. The device can refuse to enter sleep mode when the system is switched from normal mode to sleep mode to prevent the system from entering sleep mode if the device in the system is in a busy state [7]-[8].

The NFC technology included in mobile phones has a wide range of uses, including ticketing, payment, and identification. Because NFC requires a reader to be active, the incorporation of NFC into mobile devices causes an increase in battery depletion. The aim of the power-management algorithms deployed in software and hardware is to minimise consumption [9]-[11]. Working frequency and dynamic power usage are inversely correlated. When in low performance or waiting mode, the SoC can lower the work frequency to reduce the dynamic power consumption [12]. Internal power and switching power consumption make up the dynamic power consumption. Adjusting the clock frequency and SOC supply power to fulfil the relevant application and use little power are influencing aspects for the dynamic power [13]-[14].

The concept of flyback converter and the simulations are presented in [15]. For low power applications, flyback converter arrangement is advantageous. To provide an effective yet compact supply, this design is appropriate for the power supply unit. A step-down voltage supply is provided by the flyback converter.

1.2 Motivation

The integration of NFC into devices has the drawback of increasing the device's energy consumption. Especially when the NFC Reader is a smart phone, during the reading process the average power consumption of NFC-Reader increases by up to 107% [8]. Using NFC systems for applications like wireless payment, it is mandatory to add security. All the weak spots must be secure to prevent attackers from gaining unauthorized access to the system [11]. To secure the wireless transmission encryption algorithms are used and the usage of encryption algorithms leads to an increased energy consumption during transmission. Hence the project deploys the low power modes in the NFC system to reduce the current drawn and in turn reduce power consumption.

1.3 Problem definition

Design and Development of the NFC system to operate in low power modes to minimize the power utilization using Eclipse IDE tool and designing Flyback converter for NFC reader IC to serve as power supply unit. Validation of low power modes and clock sources to verify the functionality.

cikst

1.4 Objectives

The main objectives of the project are:

- Design and Development of an NFC system to operate the NFC reader IC in various power states, reducing the power consumption by deactivating certain on-board peripherals and reactivate only when an event occurs.
- Development of test framework for power management unit to validate the low power modes and the transition process.
- Validating the clock management unit for NFC reader IC.
- To design and simulate a flyback converter for NFC reader IC.

1.5 Organisation of the Report

The complete report presents the review of the work carried out, concepts, design and its verification. It is organised in seven chapters.

Chapter 1: Introduction briefs the introduction of the project, that includes the overview of the project, literature survey of the project that gives the cons of the project and motivation to take up the project, problem definition, and objectives of the project. It also includes the organisation of the report.

Chapter 2: Theory and Concepts gives the basics of the NFC technology including the operating modes, applications, working of the NFC standard and Power and Clock management unit of the embedded systems. It also includes the Flyback converter topology circuit and working, that has been incorporated as part of power supply unit of the system.

Chapter 3: Methodology and Block Diagram presents the methodology used in the design and development of an NFC system for low power applications. It consists of block diagram and flowchart of proposed scheme. It also explains the approach followed for the validation process. **Chapter 4: Specifications and Design** explains in detail the design and specifications of the proposed NFC system including reader IC and antenna. It also explains in detail about the design of the Flyback converter incorporated in the power supply unit. The specification of the reader IC is also provided in the chapter.

Chapter 5: Simulations and Implementations provides the simulation for the proposed NFC system and converter circuit. It also includes the details for the implementation of the project.

Chapter 6: Results and Discussion discusses about the simulation results of the NFC system design, converter and hardware results for the same.

Chapter 7: Conclusion and Future Scope includes the overall conclusion drawn from the project and the future works that can be carried out.

References includes the list of references referred in the successful completion of the project.

1.6 Summary

This chapter gives an introduction to the NFC technology and the key findings of the literature review. It also describes the problem statement, objectives and methodology.

CHAPTER 2

NFC SYSTEM FOR LOW POWER APPLI CATIONS

This chapter describes the theory and underlying concepts of the NFC technology and the power and clock management unit of the embedded systems.

2.1 Near Field Communication (NFC)

Radio Frequency Identification (RFID) technology incorporates wireless radio communication technology for unique identification. Both NFC and RFID work on same principle of inductive coupling at 13.56 megahertz. NFC technology has shorter transmission range of 4cm to 10cm compared to RFID range of 100cm. NFC technology provides communication solution to non-self-powered device (passive) [1].

The NFC technology is made complementary to other wireless technologies like Wi-Fi, Bluetooth etc. to increase the data transmission range. The main advantage of NFC is the ability to save energy. Currently various devices like smart phone and smart wearables are equipped with NFC feature for use cases like data transfer between two devices and mobile payments. The smart phone applications like Samsung Pay and Google Pay facilitates contactless payment feature. NFC finds its use case in Transportation access, like in the public Metro transport ticketing where the coin has NFC tag incorporated in it [1]. The Fig 2.1 gives an overview of NFC Domain.



Fig 2.1: NFC Domain

2.1.1 NFC Operation modes

The three operating modes of NFC are shown in Fig 1, namely read/write mode, peer-topeer mode and card emulation mode. The Card Emulation Mode is shown in Fig 2.2, consists of an active NFC reader and a Passive NFC card in the communication setup. The NFC reader reads the information stored in the passive tag. In Read/Write Mode shown in Fig 2.3, the NFC enabled device can read data from tag or writes information to the NFC tag. The NFC tag is powered by the magnetic field and sends response to the request. In Peer-to Peer Mode shown in Fig 2.4, two NFC enabled devices communicate with each other. The Peer-to-Peer mode enables devices to connect and interact with each other to exchange data, money transfer and social networking [4]-[8].







Fig 2.4: Peer-to-Peer mode

2.1.2 NFC Applications

NFC requires close range for interaction, and its behaviour is controlled through the device owners to activate NFC so it is used [15]. The classification of NFC applications are as follows:

- <u>Touch and go application</u> Touch and go application requires the consumer to bring near or touch the NFC device to the NFC reader to implement the tasks in the application.
- <u>Touch and confirm application</u> Touch and confirm application kind of application requires the consumer to confirm the interaction by accepting the payment transaction or entering the password for system confirmation.
- <u>Touch and connect application</u> Connect to enable the peer-to-peer transfer of data between two NFC-enabled devices. For example, exchanging images, downloading music or synchronizing address books.
- <u>Touch and explore application</u> The consumer is able to find and explore capabilities, functionalities and applications soon after the touch is done and connection is established by the NFC reader.

2.1.3 Working of NFC

NFC uses a frequency of 13.56MHz, it is contactless communication technology designed for data exchange between the devices by a simple tap. Passive mode NFC communication is used. Mainly three tasks are involved in establishing NFC communication.

- The necessary power required for communication is provided by the RF field of NFC reader, the tag/ card gets energized by inductive coupling.
- By modulating the RF field, reader can send information to tag/card.

• The reader receives information from tag/card by sensing load modulation of field generated by tag/card.

Fig 2.5 shows how communication is established between NFC reader and tag.



2.1.4 Basic NFC System

The basic NFC System is shown in Fig 2.6 The NFC system consists mainly of three components – a Tag, a Reader and a Controller. A Tag, also called a pulse transceiver consists of a semiconductor chip and an antenna. An electronic control module, RF module and an antenna is present in the reader device. A controller component of the NFC system is usually a PC [1].

0





NFC communication establishment involves three activities -

- Power transfer for communication by RF field of the NFC Reader.
- Modulation of the field.
- Load Modulation of the field.

2.2 Power Management in Embedded Systems

The critical issue in embedded devices is the power utilization due to which there is a need for extended battery life. The two scenarios in which systems power consumption is considered are when the system is in use and when the system is in idle state. The solution to this problem is the deployment of the low power CPU modes. The power management in embedded systems is achieved either by firmware power management or peripheral power down [8].

2.2.1 Firmware Power Management

The two measures firmware can into consideration to keep the power utilization minimum are –

-

- Switch off the system peripherals when it is not in use
- Regulate the voltage and frequency of the CPU based on the performance needs.

2.2.2 Peripheral Power-down

The very common approach to save energy in embedded system is to switch it off. The turn off of complete system when not in use is not recommended because a fully powered down device may take some time to start up. So, the embedded system is designed such a way that the peripherals and subsystems may be turned on or off by firmware temporarily. Therefore, an alternate to the system power down is the low power modes [6].

The proposed NFC reader include low voltage power domains into the architecture and offer when it is associated with power modes, embedded power states. The low power mode of operation to reduce the energy consumption is chosen by a command in application running on the system.

The various low power modes supported by NFC reader IC with the corresponding current ratings is shown in Fig.2.7.



Fig 2.7: System Power States

cikshana

The description of each low power mode and the wake-up sources is shown in Table 2.1.

| Power State | Description | Wake up sources |
|-------------|--|--|
| Power Off | NFC System is not supplied by battery PMU | Device is not functional |
| PMU Off | No active internal clocks PMU Off is triggered by power loss on VDDIO | Power reset on pin VBAT VEN rising edge RX ULPCD detect ULP abort signal on PIN3 VDDIO restore |
| ULP Standby | The reader IC can activate the transmitter and receiver after defined time to detect the card Only Wake up timer is active. | Power reset on pin VBAT VEN rising edge GPIO3 level Card detected |
| Standby | • NFC system switches to low power mode automatically after a specific time of inactivity to reduce power dissipation. | Activity on host IF ULPDET LPDET wake-up counter power loss on VDDIO GPIO |
| Suspend | Power sources are available LFO and HFO clocks are available | Activity on host IF ULPDET LPDET wake-up counter power loss on VDDIO GPIO |
| Active | Allows process of internal and external events. All clocks are active. | |

Table 2.1. Power States

2.2.3 Energy Saving Card detection

The energy-saving card polling configurations for the NFC reader IC are low-power card detection (LPCD) and ultra-low power card detection (ULPCD). A low frequency timer is implemented to drive a wake-up counter, that triggers a periodic activation of the antenna drivers to emit a short pulse allowing to detect a detuning of the antenna. In case of a detected antenna detuning, the system is woken up from power-saving mode. The SWITCH_MODE instruction allows entering the LPCD or ULPCD mode with a given standby duration value [5]. The LPCD and ULPCD configuration is shown in Fig.2.8.



2.3 Clock Management in Embedded Systems

Modern embedded systems have the provision to select clock sources whose frequency and power consumption differ. In the applications the workloads vary over time, the energy is saved by dynamically changing the clock [11].

LFO (380KHz) LFO (380KHz)

Fig 2.9: Clock Sources

The clock sources available in the reader IC are as shown in Fig.2.9.



2.4 Flyback converter

The Flyback converter is designed like the switch mode power supply to perform conversion like DC to DC. The flyback converter is a DC-DC converter topology like boost converter having similar structure and performance. The converter stores energy when current flows using an inductor and supplies energy when the power is removed [2].

The two stages of operation of the Flyback converter are: the power transfer from input to output side when Mosfet is turned on and no transfer of power when the Mosfet is turned off. The most common use case of the flyback converter is the SMPS for low power applications. The flyback converter has low-cost material requirements making it an economical solution for various use cases. The Flyback converter has simple design with less complexity [4]. The simple flyback converter circuit is shown in Fig 2.10.



When SW1 is turned off, the circuit goes to another circuit operation. Since, the MOSFET is turned off, the primary winding current path is disconnected, the polarity of the voltage across the windings is reversed. Since there is voltage reversal, the diode switch becomes forward biased. During this time, the diode SW2 is turned on. Therefore, the forward biased diode completes the path for the secondary winding [11].

2.5 Summary

In this chapter the theory and concepts of NFC technology and its working is studied. The firmware power and clock management unit are analysed in brief. Also, the flyback converter circuit operation is explained.

CHAPTER 3 METHODOLOGY AND BLOCK DIAGRAM

This chapter describes the hardware and software requirement specifications for the NFC system. The flow chart and the block diagram for the proposed scheme is explained in detail in this chapter. The methodology of validation procedure on real IC as well as the RTL simulation are also discussed.

3.1 Methodology

The flowchart and the testing design flow employed for the project development are discussed here.

3.1.1 Flowchart

The Fig. 3.1 shows the flowchart adopted to carry out the proposed NFC system design and development process. The various stages in flowchart are: 1) Fundamental requirement specification; 2) Design of NFC system; 3) code implementation (Low power mode application); 4) validation.



Fig 3.1: Flowchart

3.1.2 Testing

To ensure that the NFC services, NFC low power modes and the clock unit work reliably and correctly, it is necessary to validate the functionality with the help of complex test scenarios. The test cases are developed on Eclipse IDE platform. The testing and validation is carried out on the PN5190 IC. The Fig 3.2 shows the testing design flow.





Fig 3.2: Testing design flow

The functionality of the NFC system operating in low power modes is verified by either the real IC test set up or the RTL simulation tool. In real IC test set up the code is flashed onto the NFC reader IC and debug probe is connected to the device under test. The Fig 3.3 shows the IC test set up.



The Register Transfer level (RTL) simulation is the most widely used method to validate the NFC reader IC functionality. The RTL simulator captures the NFC reader IC signals, that is analysed for validating the functionality. The Fig 3.4 shows the RTL simulation test flow.



Fig 3.4: RTL simulation test flow

3.2 Block Diagram

The tag and a reader in the NFC system have radio frequency communication between them. Each tag consists of unique identification number and an antenna. The NFC Reader will use unique identification number of the tag to establish communication. The read distance of the NFC reader dependent on the antenna parameters such as the shape, size, frequency etc., surrounding environment and others [1]. The NFC Reader communicates with host PC via host interfaces, that is either of I2C, SPI, USB or serial UART. In the proposed system the Reader IC is considered to be PN5190 IC. The reader IC is customized to operate in low power mode in order minimize current consumption via a software application flashed on to it [3]. The various low power modes, the reader IC could operate are such as Standby mode, Suspend mode and ultra-low power card detection mode. The reader IC have several other features and interfaces accommodated in the chip to meet the requirements of different use cases. The NFC Reader comprises of an antenna that is chosen to be rectangular patch antenna. The main issue in the design of the NFC system is the antenna alignment with the reader.

The Fig 3.5 shows the block diagram of the NFC system consisting of NFC Reader IC operating in low power mode, battery supplying 12V, Flyback converter on the source side to step down the supply, host, antenna and NFC tag.



```
Fig 3.5: Block diagram
```

The power supply unit of the NFC system comprises of: Battery of 12V and a Flyback converter incorporated for DC-DC conversion. The flyback converter will step down the battery supply to voltage of 5V/3.3V. The host PC is used to send commands to the NFC IC. The host PC is also used in the debugging process, debug probe is connected between host PC and debugger. The NFC reader IC will operate in low power mode to minimize the power utilization.

3.3 Summary

The required methodology and block diagram for designing NFC system to operate in low power mode was explained in the chapter. The testing design flow and the test set up was also explained in this chapter.

CHAPTER 4 SPECIFICATIONS AND DESIGN

There are various components involved in the proposed NFC system. The process is carried out smoothly if all the components are interfaced and synchronised in the desired fashion. The process of selecting and designing the components as per required specifications plays an important role. The chapter deals with the design and selection of various components needed for the operation.

4.1 Specifications

The hardware and software requirement specifications for the designing and the validation of the NFC system are mentioned below. These are essential to carry out the project successfully and correctly.

sikshana s

4.1.1 Hardware requirement Specifications

The hardware requirements for the project are listed below.

• <u>NFC Reader IC</u> (PN5190): The PN5190 is a frontend reader. The operating features of the NFC reader is shown in Table. For the payment use cases and environment where strong RF field is necessary the PN5190 is a best choice. The PN5190 has simplified design while ensuring interoperability with a broad range of smartcards and cell phones. The Fig 4.1 shows the PN5190 development board. The operating features of the NFC Reader IC is listed in Table 4.1.



Fig 4.1: PN5190 Development board

M.Tech 4th sem (Power Electronics), EEE Dept., RVCE Bengaluru

| Parameter | Value |
|------------------------------|--|
| Read Distance (mm) | 120mm |
| Features | NFC Reader/Writer, P2P, Card Emulation |
| Host Interface | SPI |
| Supply Voltage (V) | 1.8 to 3.5 |
| RF driver supply voltage (V) | 2.4 to 6.0 |
| RF driver current | 350 |
| Max Output Power (W) | 2 |

Table 4.1: Operating Features

 <u>Segger Jlink</u> – Segger J-Links are used for providing debug support. J-Links are most widely used embedded system development. The Segger J-Link Debugger is shown in Fig.4.2.



• <u>Cables</u> – Micro-D, Usb to C type cable

4.1.2 Software requirement Specifications

The software requirements for the project are listed below.

- Tortoise SVN Version 1.14
- Tortoise Git Version 2.12.0
- J-Link Commander Version 7.54

- Eclipse IDE Oxygen3
- Cadence Simvision Xcelium Parallel simulator

4.2 Design

The design of rectangular antenna and the flyback converter as presented in this section.

4.2.1 Antenna design

The choice of right antenna depends on the application requirements. In the process of choosing the right antenna there are tradeoffs between applications requiring maximum read distance (consumes large power) and applications with strict power budgets (results in short read range). The balance between the two extremes is achieved with a blend of power efficiency and performance, that is met with the latest high-performance readers featuring ultra-low power card detection. In the proposed system a rectangular antenna is chosen because it is a symmetrical antenna with equal power distribution. The bill of material and the number of components is reduced [1]. The Fig 4.3 gives an example of rectangular antenna and dimensions. The inductance of antenna is calculated using following formulas:



Fig 4.3: NFC Antenna

The inductance of the antenna [1] is calculated by the equation (1),

$$L_a = \frac{\mu_0}{\pi} \cdot [x_1 + x_2 - x_3 + x_4] \cdot N_a^{1.8} \tag{1}$$

where, $\mu_o = 4\pi \times 10^7$

The various parameters required to computed for calculating inductance of the antenna are listed below. The dimensions of the proposed antenna are,

$$a_0 = 45$$
 mm, $b_0 = 45$ mm, $N_a = 3$, w = 200 µm, g = 400 µm, t = 35 µm.

$$d = \frac{2(t+w)}{\pi}$$

$$d = \frac{2(35\mu+1.5m)}{\pi} = 0.9772mm$$
(2)

The value of d obtained by equation (2) by substituting thickness (t) of 35um and width 1.5mm is 0.9772mm.

$$a_{avg} = a_0 - N_a(g + w)$$
(3)
$$a_{avg} = 45 - 3(1 + 1.5) = 37.5 \text{mm}$$

The value of a_{avg} obtained by equation (3) by substituting $a_0 = 45$ mm, $N_a = 3$, g = 1mm and w = 1.5mm is 37.5mm.

$$b_{avg} = b_0 - N_a(g+w)$$
 (4)
 $b_{avg} = 45 - 3(1+1.5) = 37.5$ mm

The value of b_{avg} obtained by equation (3) by substituting $b_0 = 45$ mm, $N_a = 3$, g = 1mm and w = 1.5mm is 37.5mm.

$$x_{1} = a_{avg} \cdot \ln\left[\frac{2a_{avg}b_{avg}}{d\left(a_{avg} + \sqrt{a_{avg}^{2} + b_{avg}^{2}}\right)}\right]$$
(5)

$$x_2 = b_{avg} \cdot \ln\left[\frac{2a_{avg}b_{avg}}{d\left(a_{avg} + \sqrt{a_{avg}^2 + b_{avg}^2}\right)}\right]$$
(6)

$$x_3 = 2\left[a_{avg} + b_{avg} - \sqrt{a_{avg}^2 + b_{avg}^2}\right]$$
(7)

$$x_4 = \frac{a_{avg} + b_{avg}}{4} \tag{8}$$

The value of parameters x_1 , x_2 , x_3 and x_4 obtained by equations (5), (6), (7), and (8) are 12.9965, 12.9965, 43.934 and 18.75 respectively.

where,

- $a_0 = \text{length in mm}$
- b_0 = width in mm

t = track thickness in mm

w = track width in mm $N_a =$ number of turns

The value of inductance L_a computed by equation (1) by substituting all the parameters is 2.33µH.

a Sikshana

4.2.2 Converter design

The power supply unit of the NFC system comprises of a battery of 12V and a flyback converter has been incorporated for DC-DC conversion. The flyback converter will step down the battery supply voltage to 5V/3.3V. The flyback converter is a DC-DC converter topology like boost converter having similar structure and performance [9]. The converter stores energy when current flows using an inductor and supplies energy when the power is removed.

Flyback switch mode power supply is most commonly used SMPS circuit for low output power applications. The flyback converter has two operation phases: when the power from input side is being transferred to the output when the primary side switch is off and when the primary side switch is on and the output do not receive power from primary side. The basic flyback design has few low-cost material requirements just like the other dc-dc converters: the capacitor, the MOSFET as the primary switch, the diode as the secondary switch and inductor is being replaced by the flyback transformer or simply transformer [9]. The simple flyback converter circuitry is shown in Fig 4.4.

The switching frequency of the flyback converter is limited to 100KHz. The specifications of the Flyback converter are as follows:

- Input Voltage 12V DC
- Output Voltage 3.3V DC
- Duty cycle 45%
- Switching frequency 100KHz
- Output Current 0.1A
- Transformer turns ratio $\binom{N_1}{N_2} 3$



Fig 4.4: Simple Flyback Converter

The necessary equations required for the design of the flyback converter are given below. The duty cycle calculation of the converter is required to determine the conduction ratio of the circuit The converter is designed for an output voltage of 3.3V from an input voltage of 12V. The duty cycle [9] calculated from the below mentioned equation (9) is 45%.

The transformer ratio N_1/N_2 , in this design is set as 3.

$$\frac{N_2}{N_1} = \frac{V_o}{V_S} \cdot \left(\frac{1-D}{D}\right)$$

$$\frac{1}{3} = \frac{3.3}{12} \cdot \left(\frac{1-D}{D}\right)$$

$$D = 0.45$$
(9)

The load resistance R calculated with the output current of 0.1A in equation (10) is 33Ω .

$$R = \frac{V_o}{I_o} = \frac{3.3}{0.1} = 33\Omega \tag{10}$$

In the converter design the switching frequency is taken as 100KHz with Imin as 0.06A. The value of inductance L calculated in (11) is 22.5mH.

$$L = V_{in} \cdot \frac{D}{\frac{2I_o}{1-D} - 2I_{min}f} = 12 \cdot \frac{0.45}{\frac{2*0.1}{1-0.45} - 2*0.06*100*10^3} = 22.5 \text{mH}$$
(11)

The computed value of capacitance C in (12) is 6.81μ F.

$$C = \frac{DV_{in}}{8rV_o Lf^2} = \frac{0.45*12}{8*0.066*3.3*22.5*10^3*(100*10^3)^2} = 6.81\mu F$$
(12)

4.3 Summary

The Simulations were carried out considering the designed values for Flyback converter. The simulations were done in PSIM simulation software. A rectangular patch antenna was designed for the NFC system.
CHAPTER 5 SIMULATIONS AND IMPLEMENTATIONS

The NFC system is implemented and developed in Eclipse IDE tool. The validation of the Low Power Modes of the NFC reader IC and Clock Management unit is carried out using the RTL tool. The simulation of the flyback converter is carried out PSIM software.

5.1 Simulations

The simulation of the Flyback converter and the antenna is discussed in this section.

5.1.1 Flyback converter

The Flyback converter topology is simulated in PSIM environment. The effectiveness of the flyback converter designed is validated and performance of the converter is checked. Table 5.1 shows the parameter values considered for the PSIM simulation of the circuit.

| Table 5.1: Converter Parameters | | | | | |
|---------------------------------|----------------|--------|--|--|--|
| Parameters | Symbols | Values | | | |
| Supply Voltage | V _S | 12V | | | |
| Switching Frequency | f_S | 100KHz | | | |
| Load Resistor | R | 33Ω | | | |
| Inductor | L | 22.5mH | | | |
| Capacitor | С | 6.81µ | | | |
| Duty cycle | D | 0.45 | | | |
| Transformer turns ratio | N_{1}/N_{2} | 3 | | | |
| Output Voltage | Vo | 3.3V | | | |
| Output Current | Io | 0.1A | | | |

The simulation circuit for Flyback converter is shown in Fig.5.1. The schematic of the flyback converter comprises of a MOSFET, it acts like a switch, a transformer, a diode operating complementarily to MOSFET, an inductor and a capacitor. The pulse generator module is used for the control of duty cycle of the circuit by turning on and off the MOSFET switch. The converter

circuit components are positioned to achieve the desired output condition of 3.3V output voltage and 0.1A current.





The Table 5.2 shows the dimensions of the antenna. The effectiveness of two way read/write operations for wider range of detection distance is maximized with rectangular patch antenna.

| Parameters | Symbols | Values |
|-----------------|----------------|--------|
| Antenna Length | a _o | 45mm |
| Antenna Width | b _o | 45mm |
| Track thickness | t | 35µm |
| Track width | W | 200µm |
| Track gap | g | 400µm |
| No. of turns | N _a | 3 |

5.2 Implementation

The code implementation of the low power mode operation of NFC system and the low power mode validation test framework is discussed in this section.

5.2.1 Low Power Mode Operation of NFC System

The development and implementation of the low power mode operation of NFC system is carried out in the Eclipse IDE tool. The NFC reader IC flash memory is classified into Secure and Non-Secure regions as shown in Fig 5.3. The reader IC allows the end user to create own application in Non-Secure region.



Fig 5.3: Reader Flash Area

An application to operate the NFC reader IC in low power mode is developed using a C language code. The code flow of the application is shown in Fig 5.4.



Fig 5.4: Code Flow of Non-Secure Application

The Non-Secure application is flashed on to the reader IC via a Serial Wire Debug (SWD) interface. After the application is flashed the reader IC, the NFC reader boots up and it enters into normal mode operation. The reader IC then enters the Non-Secure application that initializes power and clock unit. The reader IC then enters the Low Power Mode via a software command. During the low power mode the current consumption of the reader IC is reduced due to which it consumes less power. For example, the reader IC enters Standby mode and wakes up after the expiry of pre-defined timer count value. Once the reader wakes up from low power mode it enters active state in which the reader IC is fully functional.

5.2.2 Test Implementation Flow

The test framework for low power modes involve two parts: .cpp side and .c side. The .cpp side take care of the communication between device host i.e Personal Computer and the Device Under Test (DUT) via commands. The commands the .cpp side send include the test group ID, test ID and response buffer. The commands are mapped to corresponding test group on .c side via a dispatcher application. The test flow is shown in Fig.5.5.





5.3 Summary

The NFC System was developed and implemented in Eclipse IDE tool. The NFC system developed include command-based entry to the low power mode. The simulations of the Flyback converter are carried out in the PSIM environment.

CHAPTER 6

RESULTS AND DISCUSSION

This chapter discusses about the conclusion made out of the proposed work. Also discusses about the future scope of the project work of the simulation and hardware results of the NFC system development and validation. Also discusses the results obtained in the simulation of the Flyback circuit incorporated in the power supply unit of the NFC system.

6.1 Hardware Results

The results of Non-Secure application with commanded entry to Low Power Mode is shown in Fig.6.1. The Fig.6.1 shows the RTT viewer of the Jlink-Debugger, it is used as a console for user interactions. The Non-Secure application is expecting an user input to choose the low power mode and the corresponding wake-up source.



Fig 6.1: RTT viewer output of Non-Secure Application - 1

The user input '1' in the RTT viewer corresponds to the Standby mode entry of the reader IC with wake up as counter expiry. The input '1' will trigger the reader IC to enter Standby and the reader wakes up after a predefined counter expiry. After the reader IC wakes up IC boots up and prints the boot reason on the RTT viewer. The boot reason indicates whether the reader has

entered the active state due to the expiry of counter or any other scenario. The console after the wake up of reader from low power mode is shown in Fig.6.2. In the Fig.6.2 we can observe the reason for the reader boot. The Boot reason is obtained from a 32 bit register where each bit in the register corresponds to a different wakeup scenario.



Fig 6.2: RTT viewer output of Non-Secure Application - 2

6.2 Simulation Results

The simulation results of the flyback converter and low power mode validation are discussed in this section.

6.2.1 Validation Results

The low power modes and clock sources of NFC reader IC is validated using RTL simulation tool. The RTL simulation tool allows signal level testing, the signal pads of the reader IC is pulled out to check its contents. The tests for validating low power modes are written using C language and C++ language.

The RTL logs of the standby mode entry with counter expiry as wakeup source is shown in Fig.6.3. Here we can see the general-purpose registers have some values, that is used to keep track of the flow. In the Fig 6.3 we can also see the boot sequence followed by the entry to dispatcher. The program counter waits in the dispatcher until it receives command containing the test case ID, that is sent by the .cpp side of the test. Once the test ID is received the program counter enters the corresponding .c side of the test, that contains the command to enter the standby mode. The reader simulation model enters the standby mode and stays there for predefined time interval. Once the reader wakes up, the IC boot sequence occurs and we can see that the boot_wuc signal is set high. The boot_wuc signal indicates that the reader exits standby mode and enters active mode due to the expiry of counter. The signal prev_wuc in Fig.6.3 indicates whether the entry to standby mode is prevented or not.

| Name 0- | Cursor ov | 5000us | 10,000us | 15,000us | 20,000us | TimeA = 29,751.001us 25,000us |
|---|-------------|----------|----------|----------|----------|----------------------------------|
| 🕀 💼 pc_value[31:0] | 'h 00211042 | 00000002 | | 00211042 | 0000002 | 00211542 |
| 다 ESS AHB 다 ESS VEN 다 ESS CFICIENES 다 ESS PHILI - ESS CLEXCEN | 0 | | | | | |
| B → pcrm_gpreg7[31:0] | 'h c010002 | 0000000 | | TTTTA03 | 7777AA06 | |
| 🕀 🏫 pcrm_gpreg4[31:0] | 'h 00c00001 | 0000000 | | | 0000001 | |
| 0-10 | | | | | | |
| boot_vuc | 1 | | | | | |
| B sthy en war | 1 | | | | C. | |
| I- TO IRQ | 0 | | | | | |
| TX_C | 1 | | | | | |
| | 1 | | | | | |

Fig 6.3: Standby Mode Output

The Fig.6.4 depicts the simulation waveforms of the suspend mode. The wake up scenario here is the external RF field. After the entry of the reader to suspend mode, it wakes up only when external RF field is detected by the reader. The signal TX1 in Fig.6.4 indicates the external RF and the signal boot_lpdet signal indicates that the reader exits suspend mode due to the detection of external RF field.

| Name o | Cursor Or | 0 | 5000us | 10,000us | 15,000us | 20,000us | TimeA = 29,702.7811 25,000us |
|---|--------------------------------------|----------|--------|----------|----------------|-------------------------|---------------------------------|
| 🕀 🦚 pc_value[31:0] | 'h 00211E8A | 60000002 | | | 00211042 | 00031295 | |
| 🗃 📾 Group 4 | | | _ | _ | _ | | |
| E CAN AHB | | | _ | | | | |
| E III GPIOlines | | | | | | | |
| e 📾 PMU | | | | | | | |
| CLKGEN | | | _ | | _ | | |
| The second se | | | | | | | |
| nfc_soft_reset | 0 | 0000000 | | | | 102 PETERANG | |
| | 0 'h c0D10002 | 0000000 | | n - | P FFFAJ | 103 PFFFAR05 | _ |
| Info_soft_reset | 0 'h c0D10002 0 | 0000000 | | | FFFA | 103 (FFFFAA06 | |
| Image: Property of the section of | 0 'h.c0010002 0 1 | 0000000 | | | FFFFA | 103 (TFFFAR06 | |
| | 0 'h c0010002 0 1 | | | | TTTTA | 103 (27274,2006 | |
| | 0 'h c0b10002 0 1 1 1 | | | | ↓ FFFFA | 103) 77777.006 | |
| And _soft_reset And = Soft_reset And _soft_reset And _soft_reset And | 0 'h c0010002 0 1 1 1 0 0 | | | | FEFTAS | 103 (1777 Add6 | |

Fig 6.4: Suspend Mode Output

The RTL logs for the validation of the HFO clock source is shown in Fig.6.5. The frequency of HFO clock source is set to 45MHz, the same was verified on the RTL simulation tool.

| | | 100748-2002/051140040/001 | | | | | | | | | | | | | |
|--|-------------|---------------------------|-------------|-------------|-------------|-------------|-------------|--------------|------------|-------------|-----------------|-------------|-------------|-------------|------------------|
| Tiame O | • Curror •• | 20,249.45us | 20,249,48us | 20,249,47us | 20,249.48ut | 20,249.49us | [20,249.5ut | (20,249.51u) | 20,24952us | 20,249 5348 | 20,249 54 is | 20,249,55as | 20,249,8603 | 20,249.57us | 120,249.56vs 120 |
| 🖯 🥵 brīviekstoj | 'h 60032838 | 00012800 | | 00032808 | | 4091/266 | | | | 10 | 401200 <u>8</u> | | 00011812 | | 0012834 |
| | | | | | | | | | | | | | | | |
| ek.pen.hfs.dv.2 ek.pen.hfs.dv.2 ek.pen.yeten.trav ek.pen.yeten.trav | 1 2 0 | | | | | | | | | | | | | | |



6.2.2 Flyback Converter Simulation results

The simulation circuits are discussed in chapter 5, and results corresponding to it are included in this section. The switching pattern of all the switches in the flyback converter is shown in Fig.6.6.

The Fig.6.6 (a) shows the gate pulse given to the Mosfet in the primary side of the converter. The gate pulse of 100KHz and 0.45 conduction is shown in the Fig.6.6 (a). The Fig.6.6

(b) shows the waveform of the voltage across the Mosfet. The Fig.6.6 (c) shows the voltage across the diode present in the secondary side of the converter.





The waveforms generated by the designed flyback converter are shown below. The Fig.6.7 depicts the waveform of 3.3V output voltage obtained by the designed converter circuit. The

Fig.6.8 depicts the waveform of 0.1A output current obtained by the designed flyback converter circuit.



Fig 6.8: Output Current

6.3 Summary

The Hardware results of the NFC reader operating in low power mode was discussed. The simulation results of the validation of NFC Low power modes and clock sources were discussed. Also the simulation results of the flyback converter was discussed and the converter achieved an output voltage of 3.3V and output current of 0.1A.

CHAPTER 7 CONCLUSION AND FUTURE SCOPE

This chapter discusses about the conclusions made from the work carried out. Also discusses about the future scope of the proposed work.

Near Field Communication (NFC) is a wireless standard for data transmission within a short-range at high frequency based on Inductive coupling. NFC technology has evolved from existing Radio-frequency Identification (RFID) technology. NFC technology is opted when there is a need to transfer data immediately and fast. NFC technology is just not an interface to exchange data but also provides a way to transfer energy to the communication partner called the transponder. Communication with passive transponder increased the average power consumption of the system consisting of NFC Reader, Wireless communication channel and a transponder.

7.1 Conclusion

An NFC system design has been proposed that operates in low power mode to minimize the power consumption, it included an antenna operating at 13.56MHz. A rectangular antenna with inductance of 1.2837μ H has been designed. A test framework was developed with 45 tests to validate the low power modes of reader IC for different wakeup sources. The power supply unit of the proposed NFC system incorporated a flyback converter. The flyback converter design was presented and simulated in PSIM tool to obtain an output of 3.3V with output current 0.1A from supply of 12V. The switch in the flyback converter conducted for 0.45 duty ratio.

The flyback converter is a viable choice for use cases requiring low voltage and power such as a portable device. The credit payments, data transfer, access control and vending machines are the various use cases of the proposed NFC system.

7.2 Future Scope

- The proposed NFC system technology can be made complementary to other wireless technologies like Wi-Fi, Bluetooth etc. to increase the data transmission range and minimize the power consumed while establishing connection between two devices.
- The Flyback converter can be further studied to design an closed loop flyback converter for low power applications.

REFERENCES

- [1] Fernando Paixao Cortes, Juan Pablo Martinez Brito, Everton Ghignatti, Alfredo Olmos, Fernando Chavez and Marcelo Lubaszewski, "A Power management system architecture for LF passive RFID tags", in 2014 *IEEE 5th Latin American Symposium on Circuits and Systems*, doi: 10.1109/LASCAS.2014.6820279.
- [2] Y van Debizet, Guenole Lallement, Fady Abouzeid, Philippe Roche, Jean Luc Autran, "Q-Learning-based Adaptive Power Management for IoT System-on-Chips with Embedded Power States", in 2018 IEEE International Symposium on Circuits and Systems (ISCAS), doi: 10.1109/ISCAS.2018.8351385.
- [3] Josef Menghin, "Power Optimization Techniques for Near Field Communication Systems"
- [4] Stanyo Kolev, "Designing an NFC system", in 2021 56th International Scientific Conference on Information, Communication and Energy Systems and Technologies (ICEST) IEEE, doi:10.1109/ICEST52640.2021.9483482.
- [5] Marti Boada, Antonio Lazaro, Ramon Villarino, David Girbau, "Battery-Less NFC sensor for pH Monitoring", 2018 in *IEEE Access*, vol. 7, pp. 33226 – 33239, doi: 10.1109/ACCESS.2019.2904109.
- [6] Ashish Gupta, Sankaran Menon, Chinna Prudvi, Rolf Kuehnis, Sukhbinder Singh Takhar, Spencer Millican, Eric Rentschler, Pandy Kalimuthu, Preeti Ranjan Panda, Priyadarshan Patra, "Techniques for Debug of Low power SOCs", in 2019 20th International Workshop on Microprocessor/SoC Test, Security and Verification (MTV) IEEE, doi: 10.1109/MTV48867.2019.00017.
- [7] Cai Lijin, Liu Cifang, Tang Jingpeng, Liang Honglian, "Design and Implementation of Portable Terminal Power Management System Based on ARM", in Proceedings 2013 International Conference on Mechatronic Sciences, Electric Engineering and Computer (MEC), doi: 10.1109/MEC.2013.6885334.
- [8] Manuel Menghin, Norbert Druml, Christian Steger, "The PTF-Determinator: A run-time method used to save energy in NFC-Systems", in 2012 Fourth International EURASIP Workshop on RFID Technology, doi: 10.1109/RFID.2012.12.
- [9] Zhu Jing,Lu Feng, "System-Level Power Management for Low-Power SOC Design" in 2011 10th International Symposium on Distributed Computing and Applications to Business, Engineering and Science, doi: 10.1109/DCABES.2011.87.
- [10] Daying Sun, Shen Xu, Weifeng Sun, Shengli Lu, Longxing Shi, "Low Power Design for SoC with Power Management Unit", in 2011 9th IEEE International Conference on ASIC, doi: 10.1109/ASICON.2011.6157306.
- [11] Melissa B Martin, "A Design of 3.3W Closed Loop Flyback Converter with 3.3V, 1A Output for Low Voltage Applications", in 8th IEEE Conference on Systems, Process and Control, Melaka, Malaysia, 2020, doi: 10.1109/ICSPC50992.2020.930590.
- [12] A. Albattah, Y. Alghofaili and S. Elkhediri, "NFC Technology: Assessment Effective of Security towards Protecting NFC Devices & Services," 2020 International Conference on Computing and Information Technology (ICCIT-1441), 2020, pp. 1-5, doi: 10.1109/ICCIT-144147971.2020.9213758.

- [13] S. Akter, S. Chellappan, T. Chakraborty, T. A. Khan, A. Rahman and A. B. M. Alim Al Islam, "Man-inthe-Middle Attack on Contactless Payment over NFC Communications: Design, Implementation, Experiments and Detection," 2021, in *IEEE Transactions on Dependable and Secure Computing*, vol. 18, no. 6, pp. 3012-3023, 1 Nov-Dec, doi: 10.1109/TDSC.2020.3030213.
- [14] Steffen Klee. Alexandros Roussos. Max Maass and Matthias Hollick, Research with a "Opening the Door for NFC Security Smartphone-Based Toolkit", 14th USENIX Workshop on Offensive Technologies, Aug 2020
- [15] Report A. Cavoukian, "Mobile Near Field Communications (NFC), tap'n Go, Keep it Secure and Private", Information and Privacy Commissioner of Ontario, Canada, 2012.
- [16] M. S. Chishti, C.-T. King, and A. Banerjee, "Exploring half-duplex communication of nfc read/write mode for secure multi-factor authentication," *IEEE Access*, vol. 9, pp. 6344–6357, 2021. doi: 10.1109/ACCESS.2020.3048711.
- [17] S. Akter, S. Chellappan, T. Chakraborty, T. A. Khan, A. Rahman, and A. B. M. Alim Al Islam, "Man-inthe-middle attack on contactless payment over nfc communications: Design, implementation, experiments and detection," *IEEE Transactions on Dependable and Secure Computing*, vol. 18, no. 6, pp. 3012–3023, 2021. doi: 10.1109/TDSC.2020.3030213.
- [18] A. Lazaro, M. Boada, R. Villarino, and D. Girbau, "Study on the reading of energy harvested implanted nfc tags using mobile phones," *IEEE Access*, vol. 8, pp. 2200–2221, 2020. doi: 10.1109/ACCESS.2019.2962570.
- [19] C. Shuran and Y. Xiaoling, "A new public transport payment method based on nfc and qr code," in 2020 *IEEE 5th International Conference on Intelligent Transportation Engineering (ICITE)*, 2020, pp. 240–244. doi: 10.1109/ICITE50838.2020.9231356.
- [20] V. Oliinyk and O. Rubel, "Improving safety and ease of use in automatic electric vehicle rental systems," in 2020 IEEE 15th International Conference on Advanced Trends in Radioelectronics, Telecommunications and Computer Engineering (TC-SET), 2020, pp. 800–803. doi: 10.1109/TCSET49122.2020.235545.
- [21] A. ALBATTAH, Y. ALGHOFAILI, and S. ELKHEDIRI, "Nfc technology: Assessment effective of security towards protecting nfc devices & services," in 2020 International Conference on Computing and Information Technology (ICCIT-1441), 2020, pp. 1–5. doi: 10.1109/ICCIT-144147971.2020.9213758.
- [22] M. (Mahinderjit Singh, K. Adzman, and R. Hassan, "Near field communication (nfc) technology security vulnerabilities and countermeasures," *International Journal of Engineering and Technology*, vol. 7, pp. 298–305, Dec. 2018. doi: 10.14419/ ijet.v7i4.31.23384.
- [23] K. K. R. N. G. and R. K., "Interactive clothes based on iot using nfc and mobile application," in 2017 *IEEE 7th Annual Computing and Communication Workshop and Conference (CCWC)*, 2017, pp. 1–4. doi: 10.1109/CCWC.2017.7868339.2020, pp. 1–5. doi: 10.1109/ICCIT-144147971.2020.9213758.
- [24] I. F. T. Ahmed H. Ali Reham Abdellatif Abouhogail and M. I. Youssef, "Security analysis of nfc technology compared with other mobile wireless technologies," *International Journal of Emerging Trends and Technology in Computer Science*, vol. 4,pp. 122–129, Dec. 2015. doi: ISSN2278-6856.

- [25] T. Korak, T. Plos, and M. Hutter, "Attacking an aes-enabled nfc tag: Implications from design to a realworld scenario," in *Constructive Side-Channel Analysis and Secure Design*, W. Schindler and S. A. Huss, Eds., Berlin, Heidelberg: Springer Berlin Heidelberg, 2012, pp. 17–32, isbn: 978-3-642-29912-4.
- [26] T. Plos, M. Hutter, M. Feldhofer, M. Stiglic, and F. Cavaliere, "Security-enabled near-field communication tag with flexible architecture supporting asymmetric cryptography," *IEEE Transactions on Very Large Scale Integration (VLSI) Systems*, vol. 21, no. 11, pp. 1965–1974, 2013. doi: 10.1109/TVLSI.2012.2227849.
- [27] J. Pacheco and K. Miranda, "Design of a low-cost nfc door lock for a smart home system," in 2020 IEEE International IOT, Electronics and Mechatronics Conference (IEMTRONICS), 2020, pp. 1–5. doi: 10.1109/IEMTRONICS51293.2020.9216409.
- [28] W. Fan, W. Huang, Z. Zhang, Y. Wang, and D. Sun, "A near field communication(nfc) security model based on osi reference model," in 2015 *IEEE Trustcom/BigDataSE/ISPA*, vol. 1, 2015, pp. 1324–1328. doi: 10.1109/Trustcom.2015.525.
- [29] A. K. Abdulwahab and W. M. El-Medany, "Nfc payments security in light of covid-19 pandemic: Review of recent security threats and protection methods," in 2021 International Conference on Data Analytics for Business and Industry (ICDABI), 2021, pp. 615–620. doi: 10.1109/ICDABI53623.2021.9655849.
- [30] N. E. Tabet and M. A. Ayu, "Analysing the security of nfc based payment systems," in 2016 International Conference on Informatics and Computing (ICIC), 2016, pp. 169–174. doi: 10.1109/IAC.2016.7905710.
- [31] M. A. Ali Khan, M. H. Ali, A. F. Haque, F. Sharmin, and M. I. Jabiullah, "Iot-nfc controlled remote access security and an exploration through machine learning," in 2020 18th International Conference on ICT and Knowledge Engineering (ICT&KE), 2020, pp. 1–10. doi: 10.1109/ICTKE50349.2020.9289881.
- [32] D. Clarisa and D. Marlena, "Design of secure nfc e-payment with ambient conditions-based solutions and chaskey algorithm," in 2021 6th International Workshop on Big Data and Information Security (IWBIS), 2021, pp. 139–144. doi: 10.1109/IWBIS53353.2021.9631840.
- [33] A. Al-Haj and M. A. Al-Tameemi, "Providing security for nfc-based payment systems using a management authentication server," in 2018 4th International Conference on Information Management (ICIM), 2018, pp. 184–187. doi: 10.1109/INFOMAN.2018.8392832.
- [34] S. Dhar and A. Dasgupta, "Nfc technology: Current and future trends in india," in 2014 International Conference on Contemporary Computing and Informatics (IC31), 2014, pp. 639–644. doi: 10.1109/IC31.2014.7019680.
- [35] S. M. Shariati, A. Abouzarjomehri, and M. H. Ahmadzadegan, "Investigating nfc technology from the perspective of security, analysis of attacks and existing risk," in 2015 2nd International Conference on Knowledge-Based Engineering and Innovation (KBEI), 2015, pp. 1083–1087. doi: 10.1109/KBEI.2015.7436197.

APPENDIX A







Design of NFC System for Low Power Applications

Monisha J R¹, Dr. S G Srivani²

²PG Student, Department of Electrical and Electronics Engineering, RV College of Engineering, Bengaluru ²Professor, Department of Electrical and Electronics Engineering, RV College of Engineering, Bengaluru

Abstract - Near Field Communication (NFC) is a shortrange wireless standard used in data exchange and transaction applications. The NFC standard establishes the connectivity with counterpart with a touch. The NFC technology is evolved from the existing contactless identification and interconnection technologies. This paper presents an NFC system design using NXP PN5190 reader IC. An antenna with symmetrical matching is designed for 13.56 megahertz. The NFC system is designed to operate in Low Power Mode to minimize the current and power utilization. A Flyback converter present in power supply unit of NFC system is designed to operate for low power applications. The Flyback converter achieves an output voltage and output current of 3.3V and 0.1A respectively from the input supply of 12V. The NFC system designed finds its application in access control, point-of-sale (POS) and Internet-of-things (IOT).

Key Words: Near Field Communication (NFC), Low Power Mode, proximity, Radio-frequency Identification (RFID), Load Modulation, Rectangular Antenna

1. INTRODUCTION

Near Field Communication (NFC) is a wireless standard for data transmission within a short-range at high frequency based on Inductive coupling. This technology has evolved from existing Radio-frequency Identification (RFID) technology. This technology is opted when there is a need to transfer data immediately and fast. The basic principle of operation is "touch to communicate" which indicates that bringing NFC enabled devices in close proximity to each other establishes connection for data transmission. The transmission range of the NFC standard is close to 10cm and frequency of operation is 13.56 megahertz. The rate of data transmission offered by NFC is in the range of 106 Kbit/s to 424 Kbit/s [1]-[8].

The NFC comprises of a poller and at least one listener. The poller/initiator has the ability to power up the passive listener/target device by generating RF field actively. The NFC technology allows an NFC enabled device such as mobile to accept data from a tag that is in close proximity to the poller. The NFC passive tag consists of a silicon chip and an antenna. The passive tag does not contain an internal power source rather it makes use of the RF field generated by the reader to power up its inner circuitry. The average power consumption of the NFC system is increased due to reading of such passive tag [1]-[8]. NFC is just not an interface to exchange data but also provides a way to transfer energy to the communication partner called the transponder. Communication with such transponder increases the average power consumption of the system consisting of NFC Reader, Wireless communication channel and a transponder. The NFC finds its application in lock/unlock and ignite car, payments, transportation, door access etc.

The integration of NFC into devices has the drawback of increasing the device's energy consumption. Especially when the NFC Reader is a smart phone, during the reading process the average power consumption of NFC-Reader increases by up to 107%.

Using NFC systems for applications like wireless payment, it is mandatory to add security. All the weak spots must be secure to prevent attackers from gaining unauthorized access to the system. To secure the wireless transmission, encryption algorithms like Advanced Encryption standard (AES) can be used. The usage of such algorithms leads to an increased energy consumption during transmission.

2. THEORY

2.1 Near Field Communication (NFC)

Radio Frequency Identification (RFID) technology incorporates wireless radio communication technology for unique identification. Both NFC and RFID work on same principle of inductive coupling at 13.56 megahertz. NFC technology has shorter transmission range of 4cm to 10cm compared to RFID range of 100cm. NFC technology provides communication solution to non.....-self-powered device (passive). The NFC technology can be complementary to other wireless technologies like Wi-Fi, Bluetooth etc. to increase the data transmission range. The main advantage of NFC is the ability to save energy. Currently various devices like smart phone and smart wearables are equipped with NFC feature for use cases like data transfer between two devices and mobile payments. The smart phone applications like Samsung Pay and Google Pay facilitates contactless payment feature. NFC finds its use case in Transportation access, like in the public Metro transport ticketing where the coin has NFC tag incorporated in it [1]. The figure 1 gives an overview of NFC Domain.

The three operating modes of NFC are shown in figure 1, namely read/write mode, peer-to-peer mode and card

© 2022, IRJET

Impact Factor value: 7.529

ISO 9001:2008 Certified Journal | Page 1841

emulation mode. The Card Emulation Mode consists of an active NFC reader and a Passive NFC card in the communication setup. The NFC reader reads the information stored in the passive tag. In Read/Write Mode the NFC enabled device can read data from tag or writes information to the NFC tag. The NFC tag is powered by the magnetic field and sends response to the request. In Peer-to Peer Mode two NFC enabled devices communicate with each other. The Peerto-Peer mode enables devices to connect and interact with each other to exchange data, money transfer and social networking.



Fig -1: NFC Domain

The basic NFC System is shown in figure 2. The NFC system consists mainly of three components – a Tag, a Reader and a Controller. A Tag, also called a pulse transceiver consists of a semiconductor chip and an antenna. An electronic control module, RF module and an antenna is present in the reader device. A controller component of the NFC system is usually a PC [1].

NFC communication establishment involves three activities -

- Power transfer for communication by RF field of the NFC Reader.
- Modulation of the field.
- Load Modulation of the field.



2.2 Power Management in Embedded System

The critical issue in embedded devices is the power utilization due to which there is a need for extended battery life. The two scenarios in which systems power consumption can be considered are when the system is in use and when the system is in idle state. The solution to this problem is the deployment of the low power CPU modes. The power management in embedded systems can be achieved either by firmware power management or peripheral power down.

- Firmware Power management The two measures firmware can into consideration to keep the power utilization minimum are to switch off the system peripherals when it is not in use and to regulate the voltage and frequency of the CPU based on the performance needs.
- Peripheral Power Down The very common approach to save energy in embedded system is to switch it off. The complete system turn off when not in use is not recommended because a fully powered down device may take some time to start up. So, the embedded system should be designed such a way that the peripherals and subsystems may be turned on or off by firmware temporarily. Therefore, an alternate to the system power down is the low power modes.

The proposed NFC reader include low voltage power domains into their architecture and offer when it is associated with power modes, embedded power states. The low power mode of operation to reduce the energy consumption is chosen by a command in application running on the system [2].

3. SYSTEM DESIGN

The Block diagram of the NFC System proposed is shown in figure 3.



The tag and a reader in the NFC system have radio frequency communication between them. Each tag consists of unique identification number and an antenna. The NFC Reader will use unique identification number of the tag to

© 2022, IRJET | Impact Factor value: 7.529 | ISO 9001:2008 Certified Journal | Page 1842

establish communication. The read distance of the NFC reader dependent on the antenna parameters such as the shape, size, frequency etc., surrounding environment and others [1].

The NFC Reader communicates with host PC via host interfaces, which can be either of I2C, SPI, USB or serial UART. In the proposed system the Reader IC is considered to be PN5190 IC. The reader IC can be customized to operate in low power mode in order minimize current consumption via a software application flashed on to it. The various low power modes in which reader IC could operate are such as Standby mode, Suspend mode and ultra-low power card detection mode. The reader IC have several other features and interfaces accommodated in the chip to meet the requirements of different use cases. The NFC Reader comprises of an antenna which is chosen to be rectangular patch antenna. The main issue in the design of the NFC system is the antenna alignment with the reader [1].

3.1 Design of an Antenna

The choice of right antenna depends on the application requirements. In the process of choosing the right antenna there are trade offs between applications requiring maximum read distance (consumes large power) and applications with strict power budgets (results in short read range). The balance between the two extremes can be achieved with a blend of power efficiency and performance, which can be met with the latest high-performance readers featuring ultra-low power card detection. In the proposed system a rectangular antenna is chosen because it is a symmetrical antenna with equal power distribution. The bill of material and the number of components is reduced. The figure 4 gives an example of rectangular antenna and dimensions. The inductance of antenna can be calculated using following formulas:

$$L_a = \frac{\mu_0}{\pi} \cdot [x_1 + x_2 - x_3 + x_4] \cdot N_a^{18}$$
(1)

$$d = \frac{2(t+w)}{\pi}$$
(2)

$$a_{ava} = a_0 - N_a(g + w) \tag{3}$$

$$b_{arg} = b_0 - N_a(g+w) \tag{4}$$

$$x_1 = a_{avg} \cdot \ln \left[\frac{2a_{avg}b_{avg}}{d\left(a_{avg} + \sqrt{a_{avg}^2 + b_{avg}^2}\right)} \right]$$
(5)

$$x_2 = b_{arg} \cdot \ln \left[\frac{2a_{arg}b_{arg}}{d\left(a_{arg} + \sqrt{a_{arg}^2 + b_{arg}^2}\right)} \right]$$
(6)

$$x_{3} = 2[a_{avg} + b_{avg} - \sqrt{a_{avg}^{2} + b_{avg}^{2}}]$$
(7)

$$x_4 = \frac{a_{arg} + b_{arg}}{4}$$
(8)

where:

a₀ = length in mm
b₀ = width in mm
t = track thickness in mm
w = track thickness in mm
N_a = number of turns

The above-mentioned parameters are calculated to design an antenna for NFC reader. The antenna dimensions are a_0 = 45mm, b_0 = 45mm, N_a = 3, w = 200 μ m, g = 400 μ m, t = 35 μ m. The inductance value of an antenna obtained by the abovementioned equations is 1.2837 μ H.



Fig -4: NFC Antenna

3.2 Converter Design

The power supply unit of the NFC system comprises of a battery of 12V and a flyback converter has been incorporated for DC-DC conversion. The flyback converter will step down the battery supply voltage to 5V/3.3V. The flyback converter is a DC-DC converter topology like boost converter having similar structure and performance. The converter stores energy when current flows using an inductor and supplies energy when the power is removed [9].

Flyback switch mode power supply is most commonly used SMPS circuit for low output power applications. The flyback converter has two operation phases: when the power from input side is being transferred to the output when the primary side switch is off and when the primary side switch is on and the output do not receive power from primary side. The basic flyback design has few low-cost material requirements just like the other dc-dc converters: the capacitor, the MOSFET as the primary switch, the diode as the secondary switch and inductor is being replaced by the

© 2022, IRJET | Impact Factor value: 7.529 | ISO 9001:2008 Certified Journal | Page 1843

flyback transformer or simply transformer [9]. The simple flyback converter circuitry is shown in Figure 5.

The necessary equations required for the design of the flyback converter are given below. The duty cycle calculation of the converter is required to determine the conduction ratio of the circuit The converter is designed for an output voltage of 3.3V from an input voltage of 12V. The duty cycle calculated from the below mentioned equation (9) is 45%.



Fig -5: Simple Flyback converter

The transformer ratio N_1/N_2 , in this design is set as 3.

$$\frac{N_2}{N_1} = \frac{V_0}{V_5} \left(\frac{1-D}{D}\right) \qquad (9)$$

The load resistance R calculated with the output current of 0.1A in equation (10) is 33Ω .

$$R = \frac{V_0}{I_0}$$
(10)

In the converter design the switching frequency is taken as 100KHz with Imin as 0.06A. The value of inductance L calculated in (11) is 22.5mH.

$$L = V_{in} \frac{D}{\frac{2I_0}{1 - D} - 2I_{min}f}$$
(11)

The computed value of capacitance C in (12) is 6.81µF.

$$C = \frac{DV_{in}}{8rV_0Lf^2}$$
(12)

The simulation circuit of flyback converter using PSIM tool is shown in Figure 6.



Fig -6: Flyback converter

The schematic of the flyback converter comprises of a MOSFET, which acts like a switch, a transformer, a diode operating complementarily to MOSFET, an inductor and a capacitor. The pulse generator module is used for the control of duty cycle of the circuit by turning on and off the MOSFET switch. The converter circuit components are positioned to achieve the desired output condition of 3.3V output voltage and 0.1A current.

The waveforms generated by the designed flyback converter are shown below. The figure 7 depicts the waveform of 3.3V output voltage obtained by the designed converter



Fig -7: Output Voltage Waveform

© 2022, IRJET

Impact Factor value: 7.529

| ISO 9001:2008 Certified Journal | Page 1844

The output current of 0.1A waveform is as shown in Figure 8.



Fig -8: Output Current Waveform

4. CONCLUSION

An NFC system design has been proposed, which incorporates an antenna operating at 13.56MHz. A rectangular antenna with inductance of 1.2837µH has been designed. The power supply unit of the proposed NFC system incorporated a flyback converter. The flyback converter design is presented and simulated in PSIM tool to obtain an output of 3.3V with output current 0.1A from supply of 12V. The switch in the flyback converter conducts for 0.45 duty ratio. The flyback converter is a viable choice for use cases requiring low voltage and power such as a portable device. The credit payments, data transfer, access control and vending machines are the various use cases of the proposed NFC system.

REFERENCES

- Stanyo Kolev, "Designing a NFC system," 56th International Scientific Conference on Information, Communication and Energy Systems and Technologies (ICEST), 2021.
- [2] Y van Debizet, Guenole Lallement, Fady Abouzeid, Philippe Roche, Jean Luc Autran, "Q-Learning-based Adaptive Power Management for IoT System-on-Chips with Embedded Power States," in 2018 IEEE International Symposium on Circuits and Systems (ISCAS), DOI: 10.1109/ISCAS.2018.8351385.
- [3] Fernando Paixao Cortes, Juan Pablo Martinez Brito, Everton Ghignatti, Alfredo Olmos, Fernando Chavez and Marcelo Lubaszewski, "A Power management system architecture for LF passive RFID tags", in 2014 IEEE 5th Latin American Symposium on Circuits and Systems, doi: 10.1109/LASCAS.2014.6820279.

- [4] Marti Boada, Antonio Lazaro, Ramon Villarino, David Girbau, "Battery-Less NFC sensor for pH Monitoring", 2018 in IEEE Access, vol. 7, pp. 33226 – 33239, doi: 10.1109/ACCESS.2019.2904109.
- [5] Ashish Gupta, Sankaran Menon, Chinna Prudvi, Rolf Kuehnis, Sukhbinder Singh Takhar, Spencer Millican, Eric Rentschler, Pandy Kalimuthu, Preeti Ranjan Panda, Priyadarshan Patra, "Techniques for Debug of Low power SOCs", in 2019 20th International Workshop on Microprocessor/SoC Test, Security and Verification (MTV) IEEE, doi: 10.1109/MTV48867.2019.00017.
- [6] Cai Lijin, Liu Cifang, Tang Jingpeng, Liang Honglian, "Design and Implementation of Portable Terminal Power Management System Based on ARM", in Proceedings 2013 International Conference on Mechatronic Sciences, Electric Engineering and Computer (MEC), doi: 10.1109/MEC.2013.6885334.
- [7] Zhu Jing, Lu Feng, "System-Level Power Management for Low-Power SOC Design" in 2011 10th International Symposium on Distributed Computing and Applications to Business, Engineering and Science, doi: 10.1109/DCABES.2011.87.
- [8] Daying Sun, Shen Xu, Weifeng Sun, Shengli Lu, Longxing Shi, "Low Power Design for SoC with Power Management Unit", in 2011 9th IEEE International Conference on ASIC, DOI: 10.1109/ASICON.2011.6157306.
- [9] Melissa B Martin, "A Design of 3.3W Closed Loop Flyback Converter with 3.3V, 1A Output for Low Voltage Applications," IEEE 8th Conference on Systems, Process and Control (ICSPC), 2020.

© 2022, IRJET | Impact Factor value: 7.529 | ISO 9001:2008 Certified Journal | Page 1845

| e-ISSN: 2395-0056 p-ISSN: 2395-0076 ch Journal of Engineering and Technology (IRJET) (An ISO 9001 : 2008 Certified Journal) | S hereby avarding this certificate to Monisha J R | ruition the publication of the manuscript entitled | FC System for Low Power Applications | 1 our Sournal Nohume 9 Assue 6 June 2022 | She |
|--|--|--|--------------------------------------|--|---|
| International Resear | | Dn recoy | Design of N | published i | Impact Factor : 7.529 |

Design, Development and Validation of NFC System for Low Power Applications

| ORIGIN | IALITY REPORT | | | |
|------------|--|---|---|--|
| 1 SIMIL | 2% ARITY INDEX | 4% | 8% PUBLICATIONS | 1% STUDENT PAPERS |
| PRIMA | RY SOURCES | | | |
| 1 | Melissa Loop Fly for Low Confere (ICSPC), Publication | B. Martin. "A De back Converter Voltage Applica nce on Systems 2020 | esign of 3.3W with 3.3V, 1A tions", 2020 IE , Process and | Closed 2% Output EE 8th Control |
| 2 | Albatul ELKHED Effective Devices Confere Technol Publication | ALBATTAH, Yara IRI. "NFC Techno e of Security tow & Services", 202 nce on Computi ogy (ICCIT-1441) | ALGHOFAILI, ology: Assess vards Protection 20 Internation ing and Inform), 2020 | Salim 2% ment ng NFC al nation |
| 3 | WWW.NX Internet Source | p.com | | 2% |
| 4 | Cai Lijin, Honglia portable based o Internat | , , Liu Cifang, Tai n. "Design and i e terminal powe n ARM", Procee ional Conference | ng Jingpeng, a mplementatio r managemen dings 2013 te on Mechatr | nd Liang 1 % n of nt system onic |

| | Sciences Electric Engineering and Computer (MEC), 2013. Publication | |
|----|---|-----|
| 5 | Ashraf A. Mohammed, Samah M. Nafie. "Flyback converter design for low power application", 2015 International Conference on Computing, Control, Networking, Electronics and Embedded Systems Engineering (ICCNEEE), 2015 Publication | 1 % |
| 6 | Marti Boada, Antonio Lazaro, Ramon Villarino, David Girbau. "Battery-Less NFC Sensor for pH Monitoring", IEEE Access, 2019 Publication | 1% |
| 7 | Stanyo Kolev. "Designing a NFC system", 2021 56th International Scientific Conference on Information, Communication and Energy Systems and Technologies (ICEST), 2021 Publication | 1 % |
| 8 | www.techpats.com | <1% |
| 9 | Submitted to University of Leeds Student Paper | <1% |
| 10 | www.diva-portal.org | <1% |
| 11 | Submitted to National Institute of Technology, Hamirpur | <1% |

Student Paper

| 12 | linknovate.com | <1% |
|----|---|-----|
| 13 | Vedat Coskun, Kerem Ok, Busra Ozdenizci. "Near Field Communication", Wiley, 2012 Publication | <1% |
| 14 | Submitted to The Hong Kong Institute of Education Student Paper | <1% |
| 15 | tudr.thapar.edu:8080 | <1% |
| 16 | ethesis.nitrkl.ac.in Internet Source | <1% |
| 17 | hdl.handle.net | <1% |
| 18 | Farooq, Ajmal, Chao He, Henglin Chen, and Guozhu Chen. "A high step-up DC-DC converter with intermediate capacitor and coupled inductors", 2014 9th IEEE Conference on Industrial Electronics and Applications, 2014. Publication | <1% |
| 19 | www.mobelec.fr Internet Source | <1% |
| 20 | Erkki Siira, Vili Törmänen. "The Impact of NFC on Multimodal Social Media Application", 2010 | <1% |

Second International Workshop on Near Field Communication, 2010

21 Zhang, Ying, Hua Yang, Di Ming Ai, and Jia Si Wang. "Research on the Embedded Real-Time Database Key Characteristics Analysis and Testing Technology", Applied Mechanics and Materials, 2012.

 22 www.atlantixglobal.com Internet Source
 23 Jacob Wachlin, Michael B. Ward, Jesus Pacheco, Mark Costello. "Design and Testing of Dropmate: An Ultra-Low-Power Persistent Parachute Use Logger", 26th AIAA Aerodynamic Decelerator Systems Technology Conference, 2022 Publication

| Exclude quotes | Off | Exclude matches | Off |
|----------------------|-----|-----------------|-----|
| Exclude bibliography | Off | | |



RV Educational Institutions [®] RV College of Engineering [®]

Autonomous Institution Affiliated to Visvesvaraya Technological University, Belagavi Approved by AICTE, New Delhi, Accredited By NAAC, Bengaluru And NBA, New Delhi

Major Project: Phase-II Report

on

SIMULATION, TESTING AND DIAGNOSIS OF UREA TANK LEVEL DETECTION IN DIESEL ENGINE VEHICLES

18MPE41

Submitted by KAVYASHREE A USN: 1RV20EPE05

Under the Guidance

of

Dr. Dinesh M. N, Professor, Electrical & Electronics Engg. Dept. RV College of Engineering[®], Bengaluru – 560059 K Sreedevi, Manager & Team Lead (MS/EET2-PS), Bosch Global Software Technologies Pvt Ltd, Bengaluru – 560034

Go, change the world

Submitted in partial fulfillment of the requirements for the award of degree of

MASTER OF TECHNOLOGY

in

POWER ELECTRONICS DEPARTMENT OF ELECTRICAL AND ELECTRONICS ENGINEERING

2021-22



RV COLLEGE OF ENGINEERING* Bengaluru - 560059

(Autonomous Institution Affiliated to Visvesvaraya Technological University, Belagavi)



CERTIFICATE

Certified that the project work titled "Simulation, Testing and Diagnosis of Urea Tank Level Detection in Diesel Engine Vehicles" carried out by Kavyashree A, USN:1RV20EPE05, a bonafide student of RV College of Engineering", Bengaluru in partial fulfillment for the award of Master of Technology in Power Electronics of R V College of Engineering", Bengaluru, affiliated to Visvesvaraya Technological University, Belagavi, during the year 2021-22. It is certified that all corrections/suggestions indicated for internal assessment have been incorporated in the report deposited in the departmental library. The project report has been approved as it satisfies the academic requirement in respect of project work prescribed for the said degree.

Dr. Dinesh M.N Professor , Department of Electrical & Electronics Engineering, RVCE[®], Bengaluru –59

LAU

Name of the Examiners

18/7/2022

Head of Department, Department of Electrical & Electronics Engineering,

Prof. September 59 Department Electrical & Electronics Engineering R.V. College of Engineering Bengaluru-560 059

Dr. K. N.Subrammya

Dr. K. N.Subranninya Principal. RVCE[®], Bengaluru–59

> PRINCIPAL RV COLLEGE OF ENGINEERING BENGALURU - 560 059

Signature with Date

RV COLLEGE OF ENGINEERING®,

(Autonomous Institution Affiliated to Visvessaraya Technological University, Belagavi)

DEPARTMENT OF ELECTRICAL AND ELECTRONICS ENGINEERING

Bengaluru- 560059

DECLARATION

I, Kavyashree A, student of fourth semester M.Tech in Power Electronics, Department of Electrical and Electronics Engineering, RV College of Engineering", Bengaluru declare that the project titled "Simulation, Testing and Diagnosis of Urea Tank Level Detection in Diesel Engine Vehicles", has been carried out by me, It has been submitted in partial fulfilment of the course requirements for the award of degree in Master of Technology in Power Electronics of RV College of Engineering⁶, Bengalura, affiliated to Visvesvaraya Technological University, Belagavi, during the academic year 2021-22. The matter embodied in this report has not been submitted to any other university or institution for the award of any other degree or diploma.

Date of Submission: 18/07 /2022

Signature of the Student

Student Name: Kavyashree A

USN: IRV20EPE05

Department of Electrical and Electronics Engineering

RV College of Engineering".

Bengaluru-560059

| (=) | 1 | 6 | 25 | |
|-----|-----|----------|------|---|
| | 6 | 12- | -91/ | 1 |
| 3 6 | w | <u>u</u> | -101 | |
| | . 1 | æ., | 51 | |



Robert Bosch Engineering and Business Solutions Private Limited - (CIN: U72400KA1997PTC023164) 123, Industrial Layout, Hosur Road, Koramangala Bengaluru 560095 INDIA Tel +91 80 6657-5757 Fax +91 80 6657-1604 www.bos?https:thum.cm

Internship Interim Certificate

Date: 10.01.2022

This is to certify that Kavyashree A (E.No: 34215616) from R V College of Engineering has carried out an internship on the topic "Implementation of sensors using ASCET software to the exhaust chamber of diesel engine system " from 04.10.2021 till date under the guidance of Sreedevi K (RBEI/EET2-PS)

Robert Bosch Engineering and Business Solutions Private Limited

pki, BOSCH, APAC, Digitally signed by pki, BOSCH, B, H, Bharath.Kakaiah Bharath.Kakaiah Bharath Kakaiah Human Resources RBEI

ACKNOWLEDGEMENT

Any achievement, be it scholastic or otherwise does not depend solely on the individual efforts but on the guidance, encouragement and cooperation of intellectuals, elders and friends. A number of personalities, in their own capacities have helped me in carrying out this project titled, "Simulation, Testing and Diagnosis of Urea Tank Level Detection in Diesel Engine Vehicles". I would like to take this opportunity to thank them all.

Firstly, I deeply express sincere gratitude to my guide **Dr. Dinesh M.N**, Professor Department of Electrical and Electronics Engineering, RVCE[®], Bengaluru, for his patience, valuable guidance, suggestions, advice and assistance throughout this project. He has been a constant and regular source of encouragement to me during this period.

I would like to express my thanks to **Dr. S G Srivani**, Professor, Head of the department and Associate PG Dean, Department of Electrical and Electronics Engineering, RVCE[®], Bengaluru, for her motivation and constant support throughout this project

I would like to express my thanks to **Dr. Rudranna Nandihalli**, Professor and Head of the department (Retired), Department of Electrical and Electronics Engineering, RVCE[®], Bengaluru, for his motivation and constant support throughout this project.

I owe my deepest gratitude to **Dr. K N Subramanya**, Principal, RVCE[®], Bengaluru, for his support towards completion of this project.

It is a genuine pleasure to express my deep sense of thanks and gratitude to **K.Sreedevi**, Team Lead & Manager and **Arun Jyothi**, Senior Engineer, MS/EET21-PS, Bosch Global Software Technologies Pvt Ltd. Their dedication and keen interest above all overwhelming attitude to help me has been the main reason for me to be able to complete my work.

I would like to thank all the faculty members and non-teaching staff of the Department of Electrical and Electronics Engineering, RVCE[®] for their constant support.

I am indebted to my parents for their constant support and encouragement throughout my life. I thank all my friends provided me with valuable suggestions to improve the project

> Kavyashree A Power Electronics Department of Electrical and Electronics Engineering RV College of Engineering® Bengaluru-59

ABSTRACT

Exhaust emission control from internal combustion engines have become one of the most important challenges. It causes breathing problems, headache, chronically reduced lung function, eye irritation, loss of appetite and corroded teeth. Indirectly, it can affect humans by damaging the ecosystems they rely on in water and on land. Control of emission in internal combustion engines can be achieved either by controlling combustion or by treating the exhaust gas temperature. The latter is comparatively easier since there is less or no need to modify the engine itself. This project focuses on the modification of existing engine control unit for enhancing exhaust emissions and hence to improve drive ability. Also enhancement of the existing functional component in exhaust system is done to overcome the customer issues and automated testing is done.

Scramble of aqueous urea solution is mixed into the exhaust gas which acts as an impacting solution for removing SO_2 and NOx. The aqueous urea breaks into ammonia and carbon dioxide. The ammonia acts in response with NOx to create inoffensive nitrogen gas and water vapor. The urea a downgraded cause in SCR technology has been fully applied productively. It is used in stationary and to mobile diesel engines in ships and loco exclusively. The proposed method gives an outstanding result of a reduction in emissions and the reduction in efficiency of the engine is insignificant. The proposed method is a fully developed after treatment process based on the injection of urea in the upstream of the exhaust gas. The urea in SCR system will be developed to meet the demand for low NOx emissions without compromising the engine efficiency from the existing diesel vehicles

Simulation, diagnosis and testing of urea tank placed in diesel engine vehicles for certain specific required conditions is performed in ASCET ,ECU Worx, Continuous Integration Dashboard and TPT software packages. The urea spray a downgraded cause in SCR technology has been fully applied productively. It is used in stationary and to mobile diesel engines in ships exclusively. This method gives an outstanding result of a reduction in emissions and improving the efficiency.

LIST OF PUBLICATIONS

Publication Type

Publication Details

Journal

Kavyashree A, Dr. Dinesh M N "Simulation and Testing of Urea Tank Level Detection in Diesel Engine Vehicles", *International Research Journal of Emerging Technologies and Innovative Research (JETIR)*, ISSN: 2349-5162, Volume: 09, Issue: 06, June 2022



TABLE OF CONTENTS

| Acknow | wledgement | i |
|---------------------------------------|-----------------------------|-----|
| Abstra | ct | ii |
| List of | Publications | iii |
| Table of | of Contents | iv |
| List of | Figures | vi |
| List of | List of Tables | |
| Glossa | Glossary | |
| Chapte | r1 cikshana o | |
| Introdu | action | |
| 1.1 | Overview | 3 |
| 1.2 | Literature Survey | 3 |
| 1.3 | Motivation | 5 |
| 1.4 | Problem Definition | 5 |
| 1.5 | Objectives | 5 |
| 1.6 | Organization of the Report | 6 |
| 1.7 | Summary | 7 |
| Chapte | er 2 | |
| Theory and Concepts of SCR Technology | | |
| 2.1 | Exhaust System | 8 |
| 2.1.1 | Oxidation Catalyst | 9 |
| 2.1.2 | Particulate Filters | 11 |
| 2.1.3 | Exhaust Gas Recirculation | 11 |
| 2.2 | Engine ECU | 12 |
| 2.3 | Diesel and Gasoline Systems | 14 |
| 2.4 | Working Principle | 17 |
| 2.5 | Chemical Reactions Involved | 18 |
| 2.6 | Summary | 20 |
| Chapte | er 3 | |
| - Methodology and block diagram | | |
| 3.1 | Methodology | 21 |
| 3.2 | Design Requirements 2 | | | |
|--------------------------------|-------------------------------------|----|--|--|
| 3.3 | Block Diagram | | | |
| 3.4 | Summary | 23 | | |
| | | | | |
| Chapte | r 4 | | | |
| Specifi | cations and Design | | | |
| 4.1 | Specifications | 24 | | |
| 4.1.1 | Hardware requirement specifications | 24 | | |
| 4.1.2 | System requirement specifications | 25 | | |
| 4.2 | Summary | 25 | | |
| <u>C</u> h 4 - | an. | | | |
| Chapte | | | | |
| Simula | itions and Implementations | | | |
| 5.1 | Work Environment | 26 | | |
| 5.1.1 | Design and Code Generation in ASCET | 26 | | |
| 5.1.2 | Documentation in ECU Worx | 28 | | |
| 5.1.3 | Software Build : C I Dashboard | 29 | | |
| 5.1.4 | Testing : TPT & LABCAR | 29 | | |
| 5.2 | Simulations | 30 | | |
| 5.3 | Summary | 32 | | |
| Chanta | r6 5/ | | | |
| Chapte | | | | |
| Results | s and Discussion | | | |
| 6.1 | ASCET Simulation | 33 | | |
| 6.2 | C I Dashboard Simulation | 33 | | |
| 6.3 | ECU Worx Simulation | 34 | | |
| 6.4 | TPT Simulation | 34 | | |
| 6.5 | Summary | 35 | | |
| Chapte | r 7 | | | |
| Conclusion and Future Scope 36 | | | | |
| References 3 | | | | |

LIST OF FIGURES

| Sl.no | Figure name | Page no |
|-------|---|---------|
| 2.1 | Oxidation catalyst | 10 |
| 2.2 | Particulate filter | 11 |
| 2.3 | Schematic representation of EGR system | 12 |
| 2.4 | Engine ECU | 13 |
| 2.5 | Gasoline and diesel engine | 16 |
| 2.6 | Development of sensors, driver assistance systems | 16 |
| | and actuators for automobiles | |
| 2.7 | Schematic diagram of urea SCR | 17 |
| 3.1 | Methodology flow chart | 21 |
| 3.2 | Block diagram | 23 |
| 5.1 | Working of ASCET Tool | 27 |
| 5.2 | Example ASCET developer software image | 28 |
| 5.3 | Example ECU Worx software image | 29 |
| 5.4 | Example CI dashboard image | 30 |
| 5.5 | Example TPT software image | 30 |
| 5.6 | Part A design | 31 |
| 5.7 | Part B design | 32 |
| 6.1 | ASCET simulation result | 33 |
| 6.2 | C I Dashboard simulation | 34 |
| 6.3 | ECU Worx simulation | 34 |
| 6.4 | TPT simulation | 35 |
| 6.5 | TPT report overview | 35 |
| | TITUTIO | / |

LIST OF TABLES

| Table No | Table Name | Page No |
|----------|---|------------|
| 1.1 | Comparison of permissible emission levels of BS6 and BS4 automobiles | 2 |
| 4.1 | System requirements for ASCET installation | 25 |



CHAPTER 1

INTRODUCTION

Nitrogen oxides are referred to as NOx. Although the majority also includes nitrous oxide (N₂O) in this description, purists would argue that it only refers to nitric oxide (NO) and nitrogen dioxide (NO₂). There are several other variations, but its atmospheric concentrations are insufficient. NOx emissions are caused by: High temperature fuel combustion, occur if a fuel is burned at a temperature hot enough (approximately 1300°C/2370°F) to oxidise some of the nitrogen in the air to NOx fumes. Burning hydrogen falls under this category since it burns at a high temperature; burning plant matter also produces nitrogen oxides because all plants contain nitrogen; and using nitric acid, nitrates, or nitrites in industrial or chemical processes also produce NOx.[1]-[6]

NOx gases are dangerous because; a) Nitrous oxide (N₂O) is defined as being 298 times as bad as CO_2 because of its radiative effect, and the duration required to break it down. For people who are lacking, the reaction with vitamin B12 could be problematic. It degrades in the stratospheric layer and aids in the ozone's decomposition rays and be absorbed by ozone in the upper atmosphere because they are dangerous if they reach the earth's surface; b) nitric oxide (NO), easily oxidizes in the atmosphere to nitrogen dioxide and is non-toxic in small amounts; and c) nitrogen dioxide (NO₂), a major pollutant and a main ingredient in smog. It produces nitric acid if it combines with water, it irritates the respiratory system and eyes so badly. [7]-13]

Today, there is no question that air pollution poses a serious threat to everyone's health. Nearly every nation is struggling with this issue. Over time, several nations modified technology and crisis management tactics in response to the threat posed by decreasing air quality. Environmental change because of a rise in global temperature has demonstrated the severity of the problem. In the United States, Europe, China, and many other places, problems with ozone and nitrogen oxides in the air are of great concern. [14]-[20]

The Indian government has established rules known as Bharat Stage Emission Standards to control pollution produced by both commercial and passenger cars (BSES). The table 1.1 provides information on the permitted emission levels for BS6 vehicles in comparison to BS4 vehicles:

| Fuel Type | Pollutant Gas | BS6 (BSVI) | BS4 (BSIV) |
|------------------------|----------------------------------|---------------|---------------|
| Patroloum | Nitrogen Oxide (NOx) Limit | 60 mg | 80mg |
| Distillate Vehicle | Particulate Matter (PM) Limit | 4.5 mg/km | - |
| | Nitrogen Oxide (NOx) Limit | 80 mg | 250 mg |
| Diesel Fuel Vehicle | Particulate Matter (PM) Limit | 4.5 mg/km | 25 mg |
| 1. | HC + NOx | 170 mg/km | 300 mg |

Table 1.1: Comparison of permissible emission levels of BS6 and BS4 automobiles

Table 1.1 clearly indicates the need of some technique to cut back emission of pollutant in diesel engines. By introducing Selective Catalytic Reduction (SCR) technique, higher efficiency and reduced emissions is obtained. A sophisticated active emissions management device called selective catalytic reduction (SCR) injects a liquid reductant into a diesel's exhaust stream via a unique catalyst. Diesel exhaust fluid, often known as automotive-grade urea, is occasionally used as the reducer supply (DEF). The DEF ignites a chemical reaction that transforms nitrogen oxides into nitrogen, water, and trace amounts of carbon dioxide (CO₂), are then ejected through the vehicle pipage.[21]-[26]

Today most of the transport vehicles in countries like India where value effective is that the predominant criteria utilize diesel engines instead of the gasoline engines. However, it's some disadvantage conjointly, like because of hot temperature in combustion chamber ends up in formation of NOx and material that is harmful to human likewise as atmosphere.[27]

An air and fuel mixture are fed into the combustion chamber of an internal combustion engine. Spark plug, an electrical gadget, is then used to compress and ignite this. In a diesel engine, air is pumped into the cylinder and compressed by roughly twice as much as it would be in a gasoline or extremely petrol engine. Once the fuel is injected, the heat produced by this compression causes it to spontaneously burn. Diesel fuel generates a lot of energy from a volume despite having a lower calorific value than gasoline or other fuels. [28]-[31] NOx reduction activities occur in an oxidising atmosphere. It is referred to as "selective" because it reduces NOx levels by using ammonia as a reductant in a catalytic system.DEF is the chemical agent that performs the "reduction" process, is the chemical transformation of pollutants into elements, water, and trace amounts of greenhouse gases. The DEF is frequently quickly countermined in order to introduce oxidising ammonia to the exhaust stream. By itself, SCR technology cut NOx by up to 90%. In this paper, urea tanks in diesel cars that use chemical activity with urea and ammonia solution as an after-treatment technique to control emissions are simulated, designed, and tested. The remedy is carried out. [32]-[34]

Sikshana

1.1 Overview

Due to the superior fuel efficiency and lower greenhouse gas emissions compared to the gasoline counterparts, diesel engines have been the predominate power source for medium- and heavy-duty vehicle applications and have attracted an increasing amount of attention from the automotive industry in recent years. Diesel engines, however, often produce higher NOx emissions than gasoline engines because of its low burn nature. Three-way catalysts, have been utilized successfully in stoichiometric combustion engines, are unable to work efficiently with lean exhaust gases.

Recently, completely new aftertreatment systems for decreasing the pipe NOx emissions of automobiles powered by lean-burn engines have been proposed, spurred by the strict NOx emission standards around the world. One of these technologies, urea selective chemical process reduction, is among the most promising since it has the potential to reduce over 90% of NOx emissions from diesel engines. The SCR systems are favoured by automotive business in recent years. Thanks to its lower use-cost examination to different NOx reduction aftertreatments that need additional fuel as reducing agent for NOx reduction. Hence, within the projected work, the urea tank level detection in diesel engine vehicles, SCR technique is employed as a main regulation.

1.2 Literature Survey

SCR has been used to lower stationary source emissions for a long time. Additionally, cargo ships, ferries, and tugboats all around the world are outfitted with SCR technology. SCR is also acknowledged as the emissions control technology that is particularly helpful in meeting the U.S. EPA 2010 diesel engine emission standards for heavy-duty vehicles and the Tier 4

emissions standard for engines found in off-road equipment due to its superior return in both economic and environmental benefits. The increasing number of diesel passenger cars also use SCR systems [1]-[4].

Several research that employed laboratory setups to find fundamental SCR reactions have been published. However, the development of SCR catalysts is still ongoing, and different SCR catalyst formulas are found in current catalysts. The most commonly seen formulas are Copper-Zeolite, each has different Vanadium, Fe-Zeolite, and and ammonia adsorption/desorption/storage, NOx reduction, and oxidation characteristics. Besides, with different catalyst (geometry) designs, SCR systems present very different dynamics, e.g., urea mixer and catalyst inlet geometry designs have remarkable effects on urea to ammonia conversion. Additionally, there are comparatively few investigations of control-oriented models and experimental reports using real engine aftertreatment systems and on-board emissions sensors (commonly NOx and/or NH3 sensors) [5]-[8].

To ensure continuing operation of the vehicle or equipment, DEF is always present in the tank as it is a crucial component of the emissions control system. The driver or operator is alerted by a sequence of rising visual and audio signs if the DEF supply is low. The starting system may be locked out the following time the vehicle is used once the tank reaches a specific point close to empty, preventing the vehicle from being started without enough DEF. To accommodate the demands of a developing SCR technology industry, a national DEF distribution system has quickly grown. [9]-[11].

In passenger cars, DEF storage tanks are normally found beside the spare tire and in tractor trailers often include a DEF tank next to the saddle tank for diesel fuel. Most vehicle's DEF dispensing systems feature warming devices, and proper storage of DEF is necessary to prevent the liquid from freezing at temperatures lower than 12 degrees Fahrenheit. [12]-[15].

The urea dosing system's operating concept, then the system dynamic model is constructed, and the mechanical system design is displayed. In order to achieve this, a testing procedure is used to validate the suggested system control mechanism. A succession of simulation and experimental data are used to eventually present the new urea dosing system's performance. [16]-[18].

To assess the efficacy of the suggested control technique, simulations using the ECE driving cycle are run in the enDYNA diesel model. The benefit of the proposed triple-step

approach SCR control scheme is also demonstrated by comparisons with PID controller. [19][20].

1.3 Motivation

According to recent studies, outdoor fine particles and particulate matter pollution were responsible for 7.6% of all deaths (4.2 million people) worldwide in 2015. To reduce exhaust radiations, various pretreatment and posttreatment headways are adopted. Diesel engine exhaust emissions are a serious hazard to both the environment and public health. The only way to reduce these emissions is to apply pre-treatment and post-treatment procedures together. Engine changes such as combustion cylinder adjustments, injection time delays, exhaust gas recirculation, fuel injection system strategies, and others are examples of pre-treatment treatments.

The most challenging challenge in lowering risks is to reduce the NOx emission from diesel engine exhaust, but they are still insufficient to do so. There is evidence that exposure to ambient air pollution over time increases all-cause mortality. Numerous respiratory illnesses, including chronic obstructive pulmonary disease, asthma, pneumonia, and cancer, are brought on by air pollution and made worse by it. An excessive amount of NOx in the atmosphere results in a damaging downpour and the development of smoky clouds. The ozone layer, shielding the Earth's surface from damaging radiation, is harmed by air pollution in the form of NOx. These oxides have a substantial impact on human health in addition to having negative consequences on the environment. One of the most efficient methods for reducing NOx is urea SCR, converting about 95% of the gaseous nitrogen oxides. At a temperature of 200 °C, it functions properly.

1.4 Problem definition

To design, simulate, test and diagnose the urea tank level detection in diesel engine vehicles operating using the selective catalytic reduction technique.

1.5 Objectives

The main objective of the project is to design and implement urea tank level detection in diesel engine vehicles through these steps

- Design and development of "Urea Tank Level Detection System" in diesel engine vehicles employing SCR technique in ASCET software.
- To Simulate, diagnose and test the developed system in ECU worx, CI dashboard and TPT software package respectively.
- To test the prototype in LABCAR practically

1.6 Organisation of the Report

The complete report presents the review of the work carried out, concepts, design and its verification. It is organised in seven chapters.

Chapter 1: Introduction briefs the introduction of the project that includes the overview of the project, literature survey of the project that gives the cons of the project and motivation to take up the project, problem definition, and objectives of the project. It also includes the organisation of the report.

Chapter 2: Theory and Concepts gives the basics of the SCR technology including the operating modes, applications, working principle SCR technique along with the details of exhaust engine of diesel vehicles.

Chapter 3: Methodology and Block Diagram presents the methodology used in the design and development of an urea tank level detection in diesel engine vehicles using SCR technique. It also explains the approach followed and software packages used for simulations and testing.

Chapter 4: Specifications and Design explains in detail the design and specifications of the proposed urea tank and other various sensors used.

Chapter 5: Simulations and Implementations provide the simulation for the proposed urea tank level detection in various software and its results respectively.

Chapter 6: Results and Discussion discusses about the simulation results of the urea tank level detection system in diesel engine vehicles.

Chapter 7: Conclusion and Future Scope includes the overall conclusion drawn from the project and the future works that can be carried out.

References include the list of references referred in the successful completion of the project.

1.7 Summary

This chapter gives an introduction to the urea tank level detection in diesel engine vehicles and the key findings of the literature review. It also describes the problem statement, objectives and methodology.



CHAPTER 2 THEORY AND CONCEPTS OF SCR TECHNOLOGY

In this chapter, basic working principle of exhaust system along with the theory and chemical reactions involved in SCR technology used in diesel engine vehicles are discussed.

2.1 Exhaust System

The exhaust system was initially designed as a simple duct system with the intention to safe route the toxic exhaust gas emissions from car into harmless gases to the environment at the same time providing attenuation of noise made by the engine during combustion. Today, over the years the responsibility of exhaust system has grown. Modern exhaust systems are an integral part of combustion and pollution control thereby reducing noise, minimize harmful emissions and even provide assistance in increasing fuel economy, power and hence the overall drivability. The main parts of the exhaust system cooperate to remove emissions, lessen noise, and promote smoother operation of the moving parts. Although the emission control systems may vary based on the manufacturers and the vehicles, they all are designed to meet the same goal and they work on the same principle.[1]

The primary design consideration of an exhaust system includes:

- Minimizing the gas flow resistance and confine it to specified range depending on the engine model to achieve maximum efficiency.
- Suppressing the exhaust noise to meet the automobile regulations and requirements.
- Providing sufficient clearance between exhaust system components and engine components so as to minimize the impact of high exhaust temperature.
- Ensuring that the system does not overstress engine components with excess weight as overstressing shortens the component life.
- Ensuring that the exhaust components are able to reject heat energy as intended.

The following elements make up the exhaust system typically:

• After-treatment tools to reduce the pollutants released, like particulate filters and catalytic converters.

- Mufflers to reduce noise.
- Components that serve as a decoupling link between the exhaust manifold and the rest of the exhaust system.

• Hangers and piping

The "hot end" of the exhaust system is the after-treatment equipment and its piping and the "cold end" is made up of the muffler and tailpipes. The "down pipe" or "front pipe" that joins the exhaust manifold with the catalytic converter, as well as the pipework between the catalyst and the particle filter, may be included in the hot end pipe. The "middle pipe" joins the muffler and the after-treatment system. The exposure to requirements and chemical exposure affects the material choice for the exhaust system.[2]-[3]

The exhaust manifold often thought to be a part of engine is the key component of exhaust system that collects all the exhaust gases from the combustion chamber to the exhaust pipe. The design of exhaust manifold has a major influence on the torque and performance characteristics of the engine. The flexible joint , minimises engine movement transmission to the exhaust system. It typically sits between the catalytic converter and manifold. Hence it withstands high temperature, and it is durable and strong.[4]

The catalytic converter is another important component in the exhaust system that is installed between the manifold and muffler in the exhaust line. It makes use of chemicals that act as a catalyst. Prior to exiting the exhaust system, a catalytic converter causes a chemical interaction between the pollutants in the exhaust, without causing any damage to the pollutants themselves.[5]

The IC engines usually make a whole lot of noise during operating. This noise reduction is achieved through well designed mufflers. Mufflers making use of the principle of reactive silencing is an application of wave cancellation technique to tune out certain frequencies that are harsh to human's ear. By choosing appropriate design parameter we achieve tuning for a specific range of frequencies. Since it is not possible by a muffler to reduce the engine noise by itself add-on features such as resonator is included in the exhaust system. A typical resonator is a hollow steel cylindrical tube attached to the muffler. They both work together to decrease the exhaust noise. Finally there is a tail pipe that is designed to serve as an enclosed route for the exhaust emissions to exit the system.[6]

With the emission reductions strategies being more stringent, major technologies are deployed to reduce emissions. Some of them include:

2.1.1 Oxidation Catalyst

The oxidation catalyst sown in Fig 2.1 cut CO and HC emissions by more than 90% and harmful HC emissions by more than 70%. Toxic by-products are created if there is not enough

oxygen present in an internal combustion engine to oxidise carbon fuel into carbon dioxide and water. The redox conversion of toxic fuel by-products into less dangerous compounds takes place in catalytic converters. It is made up of a steel housing, a ceramic or monolith honeycomb interior, and a metallic substrate. Platinum (Pt), palladium (Pd), and rhodium are combined to form the honeycomb structure. It maximises the surface area for greater reaction to occur (Rh).[7]



The catalyst initially starts a reduction reaction to reduce nitrous oxide. The nitrogen atom in nitrous oxide is eliminated as it passes through the Pt and Rh catalyst, allowing free oxygen to produce oxygen gas O_2 . The nitrogen atom then interacts with other nitrogen atoms linked to the catalyst to produce nitrogen gas N2.In the second stage, an oxidative catalyst made of Pt and Pd is used to regulate carbon monoxide (CO) and unburned hydrocarbons (HC). Carbon dioxide (CO₂) is created if carbon monoxide (CO) combines with oxygen in the air, and water is produced hydrocarbons are oxidised (H₂O). For decreasing emissions from gasoline engines, catalytic converters are dependable and effective.[8]

If coupled with diesel engines, operating more coolly than gasoline engines, they are less effective. Higher temperatures are ideal for catalytic converter operation. Particles like soot is also produced by diesel engines. Hence, combining a particulate filter and a catalyst cut down on ultra-fine particle emissions by up to 99 percent.

2.1.2 Particulate Filters

To comply with particulate matter emission restrictions, the particulate filters in Fig 2.2 are fitted (PM). Particulate filters eliminate particles smaller than 100 nm that are made up of carbon, ash, and unburned hydrocarbons. Since the filter's capacity is limited, the trapped soot increases flow resistance, necessitating its emptying or burning off in order to replenish the DPF.



Fig 2.2: Particulate filter

The extra soot particles that gathered in the filter after about 800 to 2000 kilometres of driving are thoroughly burned during the regeneration process. At temperatures greater than 600 °C, the deposited soot is then burned off together with the exhaust fumes. Since this temperature is typically not attained during routine driving, the exhaust temperature is raised through post-injection, delayed main injection, and throttle valve air mass reduction. The exhaust outlet valve's temperature then rises as a result. The temperature is also raised by the exothermic reaction of unburned hydrocarbons in the oxidation catalytic converter. The particle filter is often placed close to the exhaust manifold and frequently used in conjunction with an oxidation catalyst in order to prevent significant heat loss.[9]

2.1.3 Exhaust Gas Recirculation

Exhaust gas recirculation (EGR), reducing the oxygen content in the combustion chamber and absorbing heat, is an efficient method for reducing NOx emissions. By using the inlet system, it is a technique for returning some of the exhaust gas to the combustion chamber. By providing inert gases to the combustion process and limiting the amount of oxygen present in the incoming air stream, this lowers the peak in-cylinder temperatures. Fig 2.3 is a schematic illustration of an EGR system.[1]

If air oxygen and nitrogen are combined at high temperatures in the combustion chamber, typically happening at peak cylinder temperature, NOx is formed. The composition of the gas introduced into the cylinder during the engine cycle, change as a result of the mixing of exhaust gas with intake air. Significantly less oxygen is present, but more CO_2 and water from burning is produced. A drop in the peak temperature of the diesel combustion flame is the main factor causing EGR's NOx reduction impact.[2]



Fig 2.3: Schematic representation of EGR system

The exhaust gas added to the oxygen, fuel and combustion products increase the specific heat capacity of the cylinder lowering the adiabatic flame temperature. A properly operating EGR increase the engine efficiency. Automotive exhaust system is one of the inevitable parts of combustion and emission control system that is designed to perform one or more of the following functions: remove solid materials from the exhaust gas, muffle the exhaust noise, quench sparks and furnish energy to a turbine-driven supercharger. Hence keeping exhaust system in better working condition is vital for fuel consumption, safety and environment. The durability of the exhaust is crucial.

2.2 Engine ECU

Before the automotive industry adopted electronics, cars were thought of as mechanical machines. Through the principle of mechanics, every component in a vehicle, from the engine to the window, brake, and steering, was mechanically driven on gears. However, the inherent limitations and poor accuracy of these mechanical systems led to undiscovered failures and a

M.Tech 4th sem (Power Electronics), EEE Dept., RVCE Bengaluru

high risk of harm to the users. These restrictions made it possible for the car industry to innovate more effectively. This finally resulted in the use of electronics in vehicles.[3]

Since its introduction to the automotive industry in 1970, automotive electronic control units (ECUs) have grown to be a significant part. It has been crucial to the evolution of the automobile from a wholly mechanical to an electronic-dominant machine. To control and regulate the functionality, modern cars feature around one hundred embedded or fitted ECUs.

The electronic control unit (ECU) seen in Fig 2.4 is a computer with inbuilt programmable and pre-programmed chips that uses microprocessors and sensor data that may be processed to conduct real-time control of a number of actuators. For the gearbox, traction control or ABS, body functions, lighting control, AC, engine, air bags, and other sections of the car, there are numerous distinct Ecosite power train, body control, and chassis system are the three main units where an automotive ECU is used.

The ECU, a component of the Power-train Control Module (PCM), is in charge of controlling the combustion process, including opening and closing the inlet or outlet valve in response to input from the accelerator pedal.

The ECU regulates the timing of the fuel injection rate and spark ignition. Hence, compared to vehicles with mechanical controls, ECUs produce accurate synchronisation and increase power, efficiency, and functionality. Sensors have a significant impact on an ECU function. Instead of sending numerous wires from the sensor to various ECUs, the ECU share information with other ECUs over communication network lines for control operations. Most vehicles include an OBD connector that the ECU uses to transmit all diagnostic data to all other ECU modules.[4]

Government regulatory bodies have imposed strict restrictions on the emission levels from automobiles hence OEMs are responsible for implementing emission controls in automobiles. Implementing such restrictions would have been a mission impossible without the use of ECUs and software algorithms. With automation the regulatory bodies are able to respond to emergency situations in a better way. Also, with the advancement in mobile phones, car manufactures had slowly transformed car with the explosion of electronics to introduce web connectivity, smart devices and navigation control.

Astonishing amounts of data are processed by an ECU. To obtain maximum performance, a number of operations are carried out simultaneously. With the aid of sensors, the ECU enables the processing of all the data that the engine receives. The automakers configure the ECU in such a way that some car models have very smooth rides and others have a more

racing-inspired feel. ECU shown in Fig 2.4 hence enables us to have these two unique traits in a single car. To accommodate greater and better performance, ECUs are periodically reset. Hence, the performance provided by the ECU makes driving more enjoyable than difficult.



2.3 Diesel and Gasoline Systems

The development of the gasoline engine marks the beginning of the diesel saga. The fourstroke combustion principle known as the "Otto cycle" was created by Nikolaus August Otto, who also received a patent for the idea. In the beginning, gasoline engines weren't very efficient because only 10% of the fuel they used actually moved the car. The remainder was transformed into waste heat. After learning about the inefficiency of gasoline engines, Rudolf Diesel was motivated to develop an engine with improved efficiency. He spent a significant amount of effort developing a "combustion power engine. "Diesel was able to patent a diesel engine by 1892 as a result.[6]

Diesel and gasoline engines are conceptually pretty similar. They are IC engines made to transform fuel's chemical energy into mechanical energy. The pistons inside the cylinders are then moved up and down, creating a linear motion, using this mechanical energy. To turn the wheel forward, a rotary motion is produced by a crankshaft that is coupled to the pistons. A gasoline and diesel engine's explosion process is depicted in Fig 2.5. Both diesel and gasoline engines use a sequence of explosions or combustions to transform fuel into mechanical energy. But these explosions make a significant difference. Fuel and air are combined in gasoline, then

compressed by pistons and ignited by sparks from spark plugs. In a diesel engine, the fuel is injected after the air has been compressed. Compression warms the air, causing the fuel to ignite.[7]

The following is an explosion process in a gasoline engine:

- 1) Intake stroke Gasoline and air are combined.
- 2) Compression stroke Piston rises, compressing the air-fuel mixture.
- 3) The air-fuel mixture is ignited by a spark plug during the ignition stroke.
- 4) The piston rises and pushes the exhaust out the exhaust valve during the exhaust stroke.

The following is an explosion process in a diesel engine:

- 1) The intake valve opens and fills with air during the intake stroke.
- 2) Air is compressed during the piston's upstroke during the compression stroke.
- 3) The air-fuel mixture is ignited once fuel is introduced into the engine.
- 4) The piston rises and pushes the exhaust out the exhaust valve during the exhaust stroke.

Spark plugs are not used in diesel engines. To produce the high temperatures required for fuel ignition, they require high compression ratios. Of comparison to a gasoline engine with a ratio of 8:1 to 12:1, the compression in a diesel engine with a ratio of 14:1 to 25:1 is significantly higher. Higher thermal efficiencies and improved fuel economies are produced by higher compression ratios. The engine's compression ratio is constrained by the compression of the airfuel mixture. The air-fuel mixture ignites spontaneously and creates knocking. It might harm the system, if there is more air compression.

An essential part of a diesel engine is the injector. It ought to be able to withstand the pressure and heat inside the cylinder during dispensing the fuel as a fine mist. Glow plugs are used in some diesel engines to warm the combustion chamber and increase air temperature if the engine is cold.

Today, a complex system of sensors measuring everything from RPM to engine coolant and oil temperature and TDC is used to operate every function of a contemporary engine. On contemporary engines, glow 27 plugs are rarely used. ECM detects the temperature of the surrounding air and delays the engine's timing so that the injector sprays fuel later. As a result, the air is compressed more and produces more heat, helping the engine start.[8]

Diesel and gasoline engines show a number of development paths for better torque generation, fuel efficiency, emission control, and noise reduction. Improved driveability features, increased specific power, better noise attenuation, decreased fuel consumption and CO₂ emissions, decreased specific emissions (HC, NOx, CO, particulates, and dust), reduced friction,

and effective exhaust after treatment systems are some of the most recent engine technology advancements. Fig 2.5 shows the gasoline and diesel engine.



Fig 2.6: Development of sensors, driver assistance systems and actuators for automobiles

The evolution of automotive sensors, driver assistance systems, and actuators is depicted in Fig 2.6.Engines are equipped with mechatronic parts such electronic throttle intake systems, high-pressure common rail injection systems with solenoid or piezoelectric injectors, VVT, VGT, and variable camshafts to increase its variety and control functions. These parts are be categorised as electrical, pneumatic, or hydraulic actuators, solenoid and switching injection valves, electrical drives, pumps, and fans.

Some of these are controlled centrally by an ECU and others are controlled locally by sensors that are incorporated locally. The development of hybrid drives, improving fuel efficiency and reducing pollutants, is a cutting-edge step in the electrification of automobiles. All of these developments suggest that electronics continue to increase rapidly, and that mechatronic design generally improve. The proliferation of electronic components emphasising important fault diagnosis functions are. Sikshana Sa

2.4 Working Principle

The essential parts of the urea SCR system are represented schematically in Fig 2.7, together with the DOC (Diesel Oxidation Catalyst), DPF (Diesel Particulate Filter), DEF (Diesel Exhaust Fluid), and SCR. Engine exhaust is sent to DOC, where the hydrocarbons are transformed into carbon particles. The DPF gathers and preserves the carbon atoms. These soot particles are frequently burned. SCR uses alkali and NH3 as a reductant to lower NOx emissions in the exhaust gas. DEF is an aqueous solution that is sprayed into the exhaust stream to reduce NOx. It contains 32.5 percent urea and 67.5 percent deionized water. It was discovered that DEF usage accounted for 2% of gasoline consumption.[1]



Fig 2.7: Schematic diagram of urea SCR

Pollutant emissions from diesel engines, such as soot (also known as particulate matter, or PM), and NOx, typically exceed the legal limits. Recent research has shown that cutting these pollutants by more than 46 to 90 percent is possible with sophisticated diesel aftertreatment systems. More than 90% of the particulate matter (PM) in the exhaust gas from a diesel engine is captured by a DPF, also known as a catalytic particulate filter (CPF). The DPF removes CO and CO2 after oxidising the particles it has caught using the thermally aided and NO2-assisted reactions described in Equations. (4) and (6). DPF regenerations are the common name for these procedures.[2]

2.5 Chemical Reactions Involved

Urea breaks down into ammonia and isocyanic acid if DEF is injected into the exhaust stream because of the exhaust temperature.

$$(NH_2)CO(NH_2) \text{ (molten)} \rightarrow NH_3 + HNCO \qquad \dots \dots (1)$$

Ammonia and carbon dioxide gases are created as a result of the hydrolysis of this isocyanic acid. Dith

$$HNCO + H_2O \rightarrow CO_2 + NH_3$$

Oxides of nitrogen are now reduced by ammonia in the presence of oxygen and an SCR catalyst. $4NH_3 + 4NO + O_2 \rightarrow 4N_2 + H_2O$ (3)

| $8 \text{ NH}_3 + 6 \text{NO}_2 \rightarrow 7 \text{N}_2 + 12 \text{ H}_2 \text{O}$ | (4) |
|--|-----|
| $4 \text{ NH}_3 + 2\text{NO} + 2\text{NO}_2 \rightarrow 4\text{N}_2 + 6 \text{ H}_2\text{O}$ | (5) |
| $2 \text{ NH}_3 + 2\text{NO}_2 \rightarrow \text{NH}_4 \text{ NO}_3 + \text{N}_2 + \text{H}_2\text{O}$ | (6) |

Equation (1) demonstrates the high temperature of the exhaust causes molten urea to break down into ammonia and hydrocyanic acid. Ammonia and carbon dioxide are the major byproducts of the isocyanic acid hydrolysis shown in equation (2). These two reactions take place without the need for a catalyst. Equation (3) represents the typical reaction involving oxygen and the equal amounts of ammonia and NO. The quick and slow SCR reactions are shown in equation (4). At temperatures 2000 °C, ammonium nitrate is formed as a result of some unfavourable reactions.

Numerous competitive & nonselective reactions with oxygen, plentiful in the system, are among the undesirable activities that take place in SCR systems. These reactions either result in additional emissions or, at worst, use ammonia ineffectively. Nitrous oxide (N_2O) or elemental nitrogen may result from the partial oxidation of ammonia, as shown in Equations (7) and (8). Nitric oxide (NO) is produced by the complete oxidation of ammonia, as demonstrated by Equation (9).

..... (2)

| $2NH_3 + 2O_2 \rightarrow N_2O + 3H_2O$ | (7) |
|--|-----|
| $4\mathrm{NH}_3 + 3\mathrm{O}_2 \longrightarrow 2\mathrm{N}_2 + 6\mathrm{H}_2\mathrm{O}$ | |
| $4NH_3 + 5O_2 \rightarrow 4NO + 6H_2O$ | (9) |

The ammonia injection rate needs to be precisely controlled for the SCR process.Low NOx conversions due to insufficient injection may be unacceptable. Unwanted ammonia is released into the atmosphere if the injection rate is too high. Ammonia slip refers to these ammonia emissions from SCR systems. At greater NH₃/NOx concentrations, the ammonia slip increases. The stoichiometric NH₃/NOx ratio in the SCR system is around 1, according to Equation (2), describes the primary SCR reaction. The ammonia slip is greatly increased by ratios greater than 1. In reality, ratios between 0.9 and 1 are employed to reduce ammonia slip, maintaining sufficient NOx conversions.[3]

It is clear from the chemical reactions discussed that, NO₂ is crucial to the reactions taking place inside DPFs and SCR catalysts. The presence of NO₂ hasten the regeneration of the DPF, and a higher NO₂/NOx ratio (but not more than 50%) hasten the effectiveness of the SCR's NOx conversion. Although NO makes up the majority of the NOx composition of diesel engine exhaust, it is known that a higher NO₂/NOx ratio is advantageous for DPF PM removal and SCR NOx reduction.[4]

Due to this property, diesel oxidation catalysts (DOCs) are frequently utilised upstream of DPFs and SCRs to increase the performance. DOCs catalyse the conversion of a portion of NO to NO₂ and result in a greater NO₂/NOx ratio than engine-out exhaust. Fig 2.2 depicts a typical configuration for a diesel engine's aftertreatment system (DOC-DPF-SCR). One of the key factors in the performance analysis of SCR NOx conversion is the effectiveness of NOx conversion in diesel engine cars. SCR NOx conversion = [1 - (NOx out/NOx in)] 100% provides the answer.

2.6 Summary

This chapter presents, Selective Catalytic Reduction, a promising technique in NOx reduction in diesel engine system along with the various chemical reactions involved in its process.

CHAPTER 3 METHODOLOGY AND BLOCK DIAGRAM

In this chapter, the block diagram for the proposed scheme is explained in detail. The methodology along with the design requirements for simulation, testing and diagnosis of urea tank level detection in diesel engine vehicles is also discussed.

3.1 Methodology



Fig 3.1: Methodology flow chart

The overall steps involved in the development of a functional component are explained by means of a flow diagram shown in Fig 3.1. Till now we discussed the working and need for each functional component in the exhaust management package. Initially we receive a requirement request from the OEM for modification or development of a functional component. Based on this request the function developer, do the required analysis and implement the functionality by means of certain development tools. We make use of ASCET tool for the simulation purpose. It is a tool that could generate code and document automatically. This code satisfies automobile industry standards. So, we check for software warnings. These warnings are removed from functional components before integration. Once the functionality is ready, we integrate it into corresponding BC and base PVER provided by the customer.

To ensure the functionality build is triggered. Once the build fails at any stage we have to redesign or modify the necessary functions for the build to get through. Once the build is through the software is tested using testing tools such as TPT or LABCAR based on the changes. If there is any deviation in the result from the expected one, we again redesign and continue the process till the desired output is obtained. After testing the FC state is made to available in the database and the BC is delivered to the requested customer, who finally integrate it in the corresponding PVER.

3.2 Design Requirements

- 1. There are no sensor related errors.
- 2. Tank temperature is greater than threshold freezing temperature.
- 3. Environment temperature is greater than threshold value.
- 4. Vehicle speed less than a threshold value.
- 5. Bit mask these conditions.
- 6. Validate the level sensor signals.
- 7. Set or reset of total number of evaluations based on release conditions.
- 8. Fault check diagnosis be reported accordingly.
- 9. Calculate the number of times the error has been set, and this information is to be provided for various driving cycles.

3.3 Block Diagram

The block diagram of the urea tank level detecting system used in diesel-powered cars is shown in Fig.3.2. A block diagram is used to show the fundamental design in accordance with the particular conditions specified by the client. The block diagram shows the interconnection of the numerous sensors as well as the timer and counter for the various fault checks, continuous monitoring, reporting, diagnostics, and data storage.



3.4 Summary

The required methodology and block diagram for designing urea tank level detection system in diesel engine vehicles was explained in the chapter.

CHAPTER 4 SPECIFICATIONS AND DESIGN

There are various components involved in the proposed urea tank level detection system in diesel engine vehicles. The process is carried out smoothly if all the components are interfaced and synchronised in the desired fashion. The process of selecting and designing the components as per required specifications plays an important role. The chapter deals with the selection of various components needed for the operation.

4.1 Specifications

The hardware and software requirement specifications for the designing and the testing of the urea tank level detection system are mentioned below. These are essential to carry out the project successfully and correctly.

4.1.1 Hardware requirement Specifications

• Temperature Sensor:

The temperature sensor used in the proposed work is of PTC (Positive Temperature Coefficient) type with a voltage rating of 0-5V and temperature rating of -40°C up to 1000°C.

• Level Sensor:

The level sensor used is continuous level ultrasonic senor for passenger vehicles and for commercial vehicles Reed Switch discrete level sensor with the 20 to 40 steps, depending on the tank size.

• Urea Tank:

Urea tank size and volume varies form 10- 50 litres depending on the application such as passenger or commercial vehicle. The urea tank has a dead volume at the bottom and unused / air gap volume at the top. The net usable volume is Total volume of the tank-dead volume-unused volume. At the air gap, a breather along with the dust filter is placed.

• Power:

The power required to operate the DNOx control system is to run the pump, dosing valve, sensors and ECU. Overall, the required power is 36W with voltage of 12V and current of 3A. DNOx system also requires power to operate the electrical heaters to defreeze the urea. The

required power for this operation is 60W with voltage of 12V and current of 5A. It is the highest power consumed by DNOx system.

4.1.2 System requirement Specifications

The table 4.1 shows the minimum requirements for ASCET software installation.

| System requirements | Minimal | | Recommended |
|---------------------------|----------------------|---------------|---------------------------------------|
| Host requirements | iksh | anas | |
| Hardware | 2GHz Dual 4GB RAM | Core 64bit PC | 2GHz Quad Core 64bit PC 8GB RAM |
| Free Disk Space | | 2GB | E |
| Required Operating System | | Windows10 | 0(x64) |

4.3 Summary

The Simulations were carried out in various software packages. The details of the different software packages used for simulations along with hardware and system requirement was mentioned in this chapter.

STI

CHAPTER 5 SIMULATIONS AND IMPLEMENTATIONS

In this chapter, the Simulation of a urea tank level detection in an ASCET software is implemented two stages and this is explained in detail.

5.1 Work Environment

The details of the various software used to carry out the proposed work is as listed.

Dam

5.1.1 Design and Code generation in ASCET

Advanced Simulation and Control Engineering Tool is referred to as ASCET. It is a multifaceted and adaptable product family that offers an original approach to the functional and software design of contemporary automotive embedded systems. With a fresh take on modelling, code generation, and simulation, ASCET supports each step of the development process, enabling improved quality, quicker innovation cycles, and lower costs. ASCET makes it simple to blend text and visuals to meet programming requirements. The logic is modelled in a variety of ways, allowing us to operate as effectively as we see fit.

As a result, we have four specification options.:

1) Graphic specification using Block Diagram.

2) Graphic specification using State Machine Editor.

3) Textual specification using ESDL Editor.

4) Textual specification using C Code Editor.

The ASCET has been specifically created to meet the difficulties in software development for sectors where goods are produced in large quantities, at a lower cost, in compliance with industry standards, and without any flaws. The ASCET tool software engineers have the ability to create embedded software that is high performing, low overhead, simple to maintain, secure, and safe. High levels of automation enable productive and safe workplaces.[10]

ASCET tool operation is depicted in Fig 5.1. Using graphical models and textual programming notations, ETAS ASCET is a tool for creating software for embedded systems. The created function models is converted by the ASCET Code Generator into extremely effective and secure embedded C-Code for AUTOSAR applications.[9]



Fig 5.1: Working of ASCET tool

The ASCET tool for Automotive Software Development has the following features:

- Safe Automatic introduction of defensive code, ISO26262 and IEC61508 TUV-certified code generation, MISRA-C:2012 compliance.
- Proven in usage Used for brake systems (such ABS, ESP), powertrain, generation, compliance with MISRA-C:2012 Proven in use Used for brake systems (such ABS, ESP), powertrain, Driver assistance, Battery management, 450+ million ECUs on the road are powered by ASCET produced code.
- Flexible Multiple specification notations, Block diagram, state machine, textual editor for ESDL, and C-code editors.
- Quick and effective Real-time static analysis for quick feedback, quicker code creation.
- A variety of testing alternatives, including unit testing, PC-based open-loop simulation, closed-loop simulation, and rapid prototyping.
- Embedded Software Development Language (ESDL), has an abstract data type, easy-tounderstand syntax, and object-oriented encapsulation



Fig 5.2: Example ASCET developer software image

Block diagram editor in ASCET makes it easy to model and visualize the data and control flow in fully deterministic execution order via explicit sequencing of calculations. Block Diagram Editor method as shown in Fig 5.2

VSTI-

DLL, a program is modularized into various separate components. The example of ECU Worx software is as shown in Fig 5.3.

Fig 5.3: Example ECU Worx software image

5.1.3 Software Build: CI Dashboard

The Continuous Integration dashboard displays key metrics for builds that is used to gain insight into the organization's build throughput and to bubble up any of the potential build issues. The Continuous Integration dashboard provides indicators to measure the agility of development. An example image of CI dashboard is as shown in Fig 4.4.

5.1.4 Testing: TPT and LABCAR

Piketec's Time Partitioning Testing programme is known as TPT. With TPT, one may test embedded control systems and ECU software during all phases of development, including model-in-the-loop (MiL), software-in-the-loop (SiL), processor-in-the-loop (PiL), hardware-inthe-loop (HiL), and ECU and vehicle testing. TPT offers special tools to help write tests freely illustration of a TPT software image. Fig 5.5 shows an example TPT software image.





5.2 Simulations

According to the design requirements, part A design as shown in Fig 5.6 satisfies the design condition 1 to 5 mentioned under section 3.2. In Fig 5.6, function type identifies the type of incoming signal, and the sensor error detection block helps in identifying the presence of any errors. If there are no sensor related errors, it passes on the signal to the putbit. Tank temperature sensor measures the urea tank temperature and if the measured value is greater or equal to a preset threshold value, then the second bit input signal is passed onto putbit. Similarly, vehicle speed and environment temperature are measured by respective sensors and compared with the

threshold value. If the Vehicle speed is lesser or equal to its threshold value and the environment temperature is greater or equal to its threshold value, then the third and fourth signal is obtained by a putbit. Bitmask option is provided so as to select the mentioned conditions. One has an option to select the conditions as required according to the necessary demand, until the design and testing stage only.

If all the cumulative conditions are true, then the selected signal block passes on the signal to the next stage of design. Part B design shown in Fig 5.7., has continuous urea tank level sensor updating signal along with the level sensor error detection block. If there is any tank level signal update and there is no level sensor error, in the presence of the previous obtained selected signal, counter is set to compute the number of times the error has occurred between different driving cycle. If the count is less than the set threshold value then it reports, no fault to the signal monitor. If the count is greater or equals to the set threshold value, then it reports the presence of fault in the system to the signal monitor. Also, if the selected signal block passes its output, a timer is triggered to monitor the duration of fault occurrence. If the required timer value is greater or equals to the set threshold value a timer output is generated to reset the counter, timer and a trigger to non volatile memory for data storage.



Fig 5.6 : Part A Design



Fig 5.7 : Part B Design

5.3 Summary

The detailed ASCET design was explained in this chapter. Further simulations and results of this design in other software packages is shown in next chapter.

ASTI

CHAPTER 6

RESULTS AND DISCUSSION

This chapter discusses about the conclusion made out of the proposed work. Also discusses about the future scope of the project work of the. Also discusses the results obtained in the simulation of the urea tank level detection design incorporated in the diesel engine vehicles using SCR technology.

6.1 ASCET Simulation

ASCET design is simulated and auto-code generated by ASCET is verified. If there are any errors, it has to be cleared and made zero errors.Fig 6.1 shows the ASCET simulated result.

kshana

| Monitor Build | | | | |
|--|----------------------|-----------------------|--|--|
| Touching nodes (96) | | | | |
| > Processing times: | | | | |
| 1.228 sec. Finding dependencies | | | | |
| 0.035 sec. Touching nodes | | | | |
| 1.317 sec. Total for <touch recursive=""> (st</touch> | arted at: 5:53:04 PM | ended at: 5:53:05 PM) | | |
| ### <louch recursive=""> completed 0 errors, 0</louch> | warnings | | | |
| "### «Generate "Comple Task 2000C RdsAsPmp | 21 40 ONUSC Been | Brance 21 40 0" | | |
| Current Target: "Generic: MEDC17" [medc17] | 21_49_0(0DC_RUCAG | 10111p_21_49_0 | | |
| Current Code Generator: "Object Based Controller | Implementation" | | | |
| Current Compiler: "MEDC17 (dummy compiler)" [m- | edc17] | | | |
| Current OS: "GENERIC-OSEK" [GENERIC_OSEK] | | | | |
| Finding dependencies (96) | | | | |
| Analyzing dependencies (96) | | | | |
| Analyzing dependent parameters | | | | |
| Updating dependent parameters | | | | |
| Analyzing code generation step | | | | |
| Current generator: "Object Rased Controller Impler | nentation" | | | |
| Pre Ceneration | nencation | | | |
| Logic model creation (11) | | | | |
| Class interface generation (96) | | | | |
| Init data generation (96) | | | | |
| Model creation (96) | | | | |
| Global analysis (2) | | | | |
| Module code generation (96) | | | | |
| OS code generation | | | | |
| Init code generation (96) | | | | |
| Writing files to "c:\ETAS\ASCET6 3\CCep\" | | | | |
| Processing ECCO input of 97 nodes(s) | | | | |
| Getting ECCO output | | | | |
| > Estimated memory consumption (per memory of | lass): | | | |
| "DSERAP": 5675 bytes | | | | |
| "envRam": 2 bytes | | | | |
| "intRam": 654 bytes | | | | |
| "MPram": 30 bytes | | | | |
| -> Processing times: | | | | |
| 0.094 sec. Finding dependencies | | | | |
| 0.055 sec. Analyzing dependencies | | | | |
| 0.008 sec. Analyzing dependent parameters | | | | |
| 0.009 sec. Updating dependent parameters | | | | |
| 0.009 sec. Analyzing code generation step | | | | |
| 0.008 sec. Pre Generation | | | | |
| 5.45/ sec. Logic model creation | | | | |
| 1.056 sec. Class interface generation | | | | |
| 1963 sec. Model creation | | | | |
| 0.044 sec. Global analysis | | | | |
| 3.368 sec. Module code generation | | | | |
| 0.012 sec. OS code generation | | | | |
| 0.034 sec. Init code generation | | | | |
| 01:36 min. Processing generic code | | | | |
| 01:49 min. Total for <generate code=""> (star</generate> | ted at: 5:53:05 PM e | ended at: 5:54:54 PM) | | |
| ### <generate code=""> completed 0 errors, 13</generate> | o warnings | | | |
| Errors: 0 Warnings: 82 Infos: 321 | | | | |

Fig 6.1: ASCET simulation result

6.2 C I Dashboard Simulation

The developed design is loaded into Continuous Integration dashboard. The design along with the code is triggered in CI dashboard. The software build result obtained is shown in Fig 6.2.

| Builds So | urces | | | |
|-----------------------------|---|---|------------------------|---------------------------|
| 🔶 🛨 🌲 🛛 PVER : P180 | 4_DCU17PC42_DENOX5Q / KYV2KOR | Basic et ^a View In Sources ① Create Su | pport Request (i) Wiki | Custom Build Fimple Build |
| SUMMARY | Build #30 | | | ► Re-trigger Build |
| ✓ ^A Build #30 > | Triggered by You Build Overview | Delivery Artifacts | Build Hierarchy | Console output |
| O5Q / KYV2KOR; 0 INBEARB | 8/8 stages Pass | ed | Tools Version | |
| | All Stages Pas | sed Search | | <u>Q</u> |
| 5Q / KYV2KOR; 0 INBEARB | 1. CHECKOUT 2. TOOL INSTALLATION 3. PRE VALIDATION | 00:04:09 tealeaves dgsb 00:00:28 | : 0.9.5.2 : 3.6.0 | |
| S Build #28 | 4. CODE GEN5. SW BUILD | 00:00:12 00:16:06 | | |
| O5Q / KYV2KOR; O INBEARB | 6. POST VALIDATION 7. ARCHIVE RESULTS 8. POST HOOKS | 00:00:02 00:01:40 00:00:03 | | |
| S Build #27 | | <i>A</i> | | |
| •5Q / KYV2KOR; 0 INBEARB | Start Time : 2022-05-05 16:03:23 End Time : 2022-05-05 16:28:05 | DURATION 00:24:42 | | |
| 1 | Fig | 6 2. C I Dashhoard si | nulation | 12 |

6.3 ECU Worx Simulation

The delivery artifacts files downloaded from CI dashboard software build results is further loaded in ECU worx for DLL generation. Fig 6.3 shows the successful DLL generation of the urea tank level detection in diesel engine vehicles system.

| SEDGe Build Control | Auto Stubbing | |
|---------------------------------------|---|---|
| Project 'UDC_RdcAgRmn_30_1' is active | Platform MEDC17 V | ~ |
| | Settings Console X SEDGe Properties Step Emulator Stub Support TPT Scheduler SEDGe Output Console DLL Generation - Success DLL has been generated and necessary files have been moved to the C:\Users\KYV2KOR\SEDGe\2022.1.0\UDC_RdcAgRmn_30_1\output Time taken: 0hh:lmm:46ss ++ Generate DLL - Ends | > below location to support simulation. |
| 💽 Run 🖉 Clean 🍙 Sto | ++ Build - Ends | |

Fig 6.3: ECU Worx simulation

6.4 TPT Simulation

After successful generation of DLL file, it is loaded into piketec's TPT software and the simulation is run for testing the design as per the requirement condition. Fig 6.4 shows the simulation result of TPT and Fig 6.5 shows the overall result shown in TPT software.


6.5 Summary

This chapter presents, a design satisfying all the requirements mentioned by a client for the urea tank level detection in diesel engine vehicles employing SCR technique and the simulation results of the same is laid out.

CHAPTER 7

CONCLUSION AND FUTURE SCOPE

This chapter discusses about the conclusions made from the work carried out. Also discusses about the future scope of the proposed work.

7.1 Conclusion

- A urea tank level detection system in diesel engine vehicles employing selective catalytic reduction technique is designed simulated and tested for a specific required condition.
- The literature survey explains about the importance of SCR technique and role of DEF in SCR technique.
- The objectives for the project are identified. An appropriate design satisfying the required conditions to be satisfied by the urea tank in diesel engine vehicles is developed and simulated in ASCET.
- Further the simulations are carried out in ECU Worx for documentation and DLL generation. The developed software design is build through CI dashboard and finally tested in TPT software. Lastly the developed software system is tested on a prototype in LABCAR.
- Indicators on the dash of vehicles that employ DEF inform the driver of the amount of DEF present. The level of DEF is displayed on a gauge resembling a gasoline gauge. If DEF levels are low, a warning lamp for low-DEF levels is turned on.
- The vehicle's power is significantly diminished if the DEF tank runs out completely, prompting the driver to top it off. The engine's power output is returned to normal once the tank has been filled. TITT

7.2 Future Scope

- Efficiency gains in the future are linked to a greater adoption of technologies that have already shown to be commercially viable as these technologies become more widely used and more affordable.
- Examples of other technologies include cooled EGR, integrated exhaust manifolds, • variable valve lift, variable geometry turbochargers, cylinder deactivation, and variable compression ratio.

REFERENCES

[1] Shanwei Ma and Fei Meng, "Modeling, Analysis and Experimental testing of a Selective Catalytic reduction Dosing System", *IEEE Journal 7820085*, 2017, vol. 5, pp. 1409-1415, 2017, doi: 10.1109/ACCESS.2017.2654487.

[2] Yingshuai Liu and Jianwei Tan, "Experimental Study on Solid SCR Technology to Reduce NOx Emissions from Diesel Engines", *IEEE Journal*, 12 Aug 2020, vol. 8, pp. 151106-151115, 2020, doi: 10.1109/ACCESS.2020.3016959.

[3] H.S.Latha,K.V. Prakash, M.Veerangouda,Devanand Maski and K.T.Ramappa, "A Review on SCR System for Nox Reduction in Diesel Engine", *International Journal of Current Microbiology and Applied Sciences*, 2019. Pp. 1553-1559 doi: 10.20546/ijcmas.2019.804.180.

[4] Shreyash kukade, Vaibhav rokade, Pawan chadhokar, and H.S. Bhatkulkar, "A Review of Emission Control by Urea and Ammonia Solution in Diesel Engine", 2018. *IRJET; Vol-05, Issue-04*.doi: IRJET–ISSN: 2395-0072.

[5] Ruchit S.Raval and Maulik A.Modi, "A Review of Nox Reduction for Urea-SCR System", *IJARIIE*; 2018, Vol-4,Issue-1.pp.33-36.doi: IJARIIE-ISSN(O)-2395-4396.

[6] Sadashiva Prabhu S, "A Review on Selective Catalytic Reduction (SCR)- A Promising Technology to Mitigate Nox of Modern Automobiles", *International Journal of applied Engineering Research*, 2018, Volume 13, Number 1 (2018) .pp. 5-9.doi:IJARII- ISSN(O)-0973-4562.

[7] Chen Lingshan and Zhang Weijiang, "Simulation Modeling and Experiment to reduction of Nox Emission by Using SCR Control System", *International Conference on Electric Information and Control Engineering*, 2011.doi: 10.1109/1ce1ce.2011.5777604.

[8] Beñat Pereda-Ayo and Juan R. González-Velasco, "NOx Storage and Reduction for Diesel Engine Exhaust Aftertreatment", *UK InTechOpen Book Series of Combustion, Emissions and condition monitoring*, 2013.chapter-7/4443. doi: 10.1109/WCICA.2014.7053512.

[9] ZhigangChen, Jinghua Zhao, Yunfeng Hu and Hong Chen, "Design of Selective Catalytic Reduction Sytems Controller For Deisel Engine Using Triple-Step Nonliner Method", *Proceeding of the 11th World Congress on Intelligent Control and Automation(WCICA) Conference*, 2015.pp.4724-4729.doi: ICA.2014.7053512.

[10] Vit Marek, Lukas Tunka, Adam Polear and Dusan Slimarik, "Reduction of Nox Emission of a Diesel Engine with a Multiple Injection Pump by SCR Catalytic Converter", *Article in Acta Universitatis Agriculturae Et Silviculturae Mendelianae Brunensis*, 2016, 64(4):1205-1210, doi: 10.11118/actaun201664041205.

REFERENCES

[11] Hafner, Michael, Oliver Jost, and Rolf Isermann. "Mechatronic design approach for engine management systems." *IFAC Proceedings* Volumes 33.26 (2000): 185-190..

[12] Isermann, Rolf, and N. Müller. "Modeling and adaptive control of combustion engines with fast neural networks." *Darmstadt University of Technology, Institute of Automatic Control, Laboratory of Control Systems and Process Automation*, Darmstadt, Germany (2001).

[13] Rayl, Allen B. "Cylinder deactivation engine control system with torque matching." U.S. Patent No. 6,655,353. 2 Dec. 2003

[14] Michelini, John, and Chris Glugla. "Control system design for steady state operation and mode switching of an engine with cylinder deactivation." *Proceedings of the 2003 American Control Conference*, 2003. Vol. 4. IEEE, 2003.

[15] Hui, Dong, et al. "The ECU control of diesel engine based on CAN." 2011 Fourth International Conference on Intelligent Computation Technology and Automation. . IEEE, 2011, Vol. 1.

[16] Brijesh, P., and S. Sreedhara. "Exhaust emissions and its control methods in compression ignition engines: a review." *International Journal of Automotive Technology* 14.2 (2013): 195-206.

[17] Enisz, Krisztian, et al. "Reconfigurable real-time hardware-in-the-loop environment for automotive electronic control unit testing and verification." *IEEE Instrumentation & Measurement Magazine* 17.4 (2014): 31-36.

[18] Mendonça, Lucas S., et al. "Development of an engine control unit: Implementation of the architecture of tasks." 2017 *IEEE International Conference on Industrial Technology (ICIT)*.

[19] Gao, Jianbing, et al. "Review of thermal management of catalytic converters to decrease engine emissions during cold start and warm up." *Applied Thermal Engineering* 147 (2019): 177-187.

[20] Leahu, C. I., S. Tarulescu, and R. Tarulescu. "The exhaust gas temperature control through an adequate thermal management of the engine." *IOP Conference Series: Materials Science and Engineering*. 2018, Vol. 444. No. 7.

[21] S. Hua et al., "Atmospheric Emission Inventory of Hazardous Air Pollutants from China's Cement Plants: Temporal Trends, Spatial Variation Characteristics and Scenario Projections," *Atmos. Environ.*, vol. 128, no. 19, pp. 1–9, 2016.

[22] H. L. Fang and H. F. M. DaCosta, "Urea thermolysis and NOx reduction with and without SCR catalysts," Appl. Catal. B Environ., vol. 46, no. 1, pp. 17–34, 2003.

REFERENCES

[23] A. Varna, K. Boulouchos, A. C. Spiteri, P. Dimopoulos Eggenschwiler, and Y. M. Wright, "Numerical Modelling and Experimental Characterization of a Pressure-Assisted Multi-Stream Injector for SCR Exhaust Gas After-Treatment," *SAE Int. J. Engines*, vol. 7, no. 4, pp. 2012–2021, 2014.

[24] P. Iodice and A. Senatore, "Air Pollution and Air Quality State in an Italian National Interest Priority Site. Part 2 The Pollutant Dispersion," *Energy Procedia*, vol. 81, pp. 637–643, 2015

[25] H. Smith, T. Lauer, M. Mayer, and S. Pierson, "Optical and Numerical Investigations on the Mechanisms of Deposit Formation in SCR Systems," *SAE Int. J. Fuels Lubr.*, vol. 7, no. 2, pp. 2014-01–1563, 2014

[26] Y. Yi, "Development of a 3D Numerical Model for Predicting Spray, Urea Decomposition and Mixing in SCR Systems," *SAE Tech.* Pap., no. 724, 2007.

[27] H. Smith, T. Lauer, V. Schimik, and K. Gabel, "Evaluation and Prediction of Deposit Severity in SCR Systems," *SAE Int. J. Engines*, vol. 9, no. 3, pp. 2016-01–0970, 2016.

[28] X. Zhang and M. Romzek, "3-D Numerical Study of Mixing Characteristics of NH3 in Front of SCR," no. 724 2011.

[29] M. Koebel and E. O. Strutz, "Thermal and Hydrolytic Decomposition of Urea for Automotive Selective Catalytic Reduction Systems: Thermochemical and Practical Aspects," *Ind. Eng. Chem. Res.*, vol. 42, no. 10, pp. 2093–2100 2003.

[30] J. Negergall, E. Hagen and J. Owen, "Selective catalytic reduction on-board diagnostics: past and future challenges", *SAE* 2005-01- 3603

[31] I. Gekas, P. Gabrielsson, K. Johasen, L. Nyengaard and T. Lund, "Urea-SCR catalyst system selection for fuel and PM optimized engines and a demonstration of a novel urea injection system", *SAE* 2002-01-0289.

[32] K. Rusch and S. Fischer, B. Lemire and L. Hofmann, "On board emissions monitoring on a HD truck with a SCR system using NOx sensors", *SAE* 2004-01-1290.

[33] R. Burch, et all Burch R., J.P.Breen and F.C. Meunier, "A Review of the Selective Reduction of NOx with Hydrocarbons under Leanburn Conditions with Non-zeolite Oxide and Platinum Group Metal catalysts," *Appliec Catalysis B: Environment*, 39(2002) 282-303

[34] A. R. Ofoli, "Experimental demonstration of ammonia storage and slip modeling with control for an SCR aftertreatment system," *IEEE Trans. Ind. Appl.*, vol. 50, no. 4, pp. 2342–2348, Jul./Aug. 2014.



ISSN: 2349-5162 | ESTD Year : 2014 | Monthly Issue

An International Scholarly Open Access, Peer-reviewed, Refereed Journal

JOURNAL OF EMERGING TECHNOLOGIES AND

Simulation and Testing of Urea Tank Level

Detection in Diesel Engine Vehicles

¹Kavyashree A, ²Dr, Dinesh M N,

PG Student, Professor,

Department of Electrical and Electronics,

RV College of Engineering, Bengaluru, India

Aburnet: One of the higgest issues now is reducing exhaust emissions from internal combustion engines. It may result in headaches, consoled teeth, permanently diminished long function, eye irritation, and breathing issues. Indirectly, it can have an impact on people by harming the terrestrial and aquatic ecosystems that people depend on. Either combustion or the temperature of the exhaust

stream can be treated to reduce emissions in internal combustion engines. The latter is easier in comparison because there is minimal,

or no engine modification required. The goal of this project is to improve driverability by modifying the existing engine control unit

to decrease exhaust emissions. Additionally, automated toning is performed, and the functional component of the exhaust system's existing design is improved to address customer concerns. ASCET, ECU Wors, Continuous Integration Dusbboard, and TPT

software packages simulate, diagnose, and but urea tanks used in dissel engine vehicles under particular needed conditions. The

area sprays, a degraded cause in SCR technology, have been used effectively to the fullest extent. It is only used in ships' mobile

Nitrogen oxides are referred to as NOx. Although the majority also includes mirrous oxide (N2O) in this description,

parists would argue that it only refers to nitric oxide (NO) and nitrogen dioxide (NO2). There are several other variations, but their

atmospheric concentrations are insufficient. NOs emissions are caused by a) High temperature fuel combustion, which occurs when

a fuel is burned at a temperature hot enough (above approximately 1300°C2330°F) to oxidize some of the nitrogen in the air to

NOx fumes. Burning hydrogen falls under this category since it burns at a high temperature; burning plant matter also produces

nitrogen oxides because all plants contain nitrogen; and using nitric acid, nitrates, or nitrites in industrial or chemical processes will

radiative effect, and the time taken to break it down. For people who are lacking, the reaction with vitamin B12 could be problematic.

It degrades in the stratospheric layer and aids in the ozone's decomposition rays must be absorbed by ozone in the upper atmosphere

because they are dangerous if they reach the carifi's surface; b) nitric oxide (NO), which casily oxidizes in the atmosphere to nitrogen

dioxide and is non-toxic in small amounts; and c) nitrogen dioxide (NO2), a major pollutant and a main ingredient in smog. It

Nearly every ration is struggling with this issue. Over time, several nations modified technology and crisis management tactics in

response to the forest posed by decreasing air quality. Environmental change as a result of a rise in global temperature has

demonstrated the severity of the problem. In the United States, Europe, China, and many other places, problems with coone and

produces minic acid when it combines with water, which is why it imitates the respiratory system and eyes so badly.

Today, there is no question that air pollution poses a serious threat to everyone's health.

NOx gases are dangerous because; a) Nitrous oxide (N₂O) is defined as being 298 times as bad as CO₂ because of its

and fixed desel engines. This technique significantly lowers emissions while also increasing efficiency

Keywords: Selective Catalytic Reduction, Urm, Diesel Exhaust Fluid, NOx Reduction, Diagnosis.

I. INTRODUCTION

also produce NOn.

nitrogen oxides in the air are of great concern.

INNOVATIVE RESEARCH (JETIR)

© 2022 JETIR June 2022, Volume 9, Issue 6

IFTIR ORG

JETIR

www.jetir.org (ISSN-2349-5162)

© 2022 JETIR June 2022, Volume 9, Issue 6

www.jetir.org (ISSN-2349-5162)

device called selective entabytic robuctive (SCR) injects a liquid reductant into a disself enhanst stream via a unique entabyte. Diesel achaest third, other have no autometive grade same, is constrainedly word as the reducer capply (DEF). The DEF ignitus a shoroinal reaction that transforms ninogen oxides into nitrogen, water, and trace amounts of carbon decide (CO2), which are then ejected through the vehicle pipage.

Today most of the transport vehicles in countries like India where value effective is that the predominant enterin utilize diesel engines instead of the gaseline engines. However, it's some disadvantage conjointly, like because of hot temperature in combustion charther ends up in formation of NOx and material that is harmful to human likewise as atmosphere.

Today most of the transport vehicles in countries like holis where value effective is that the prodominant criteria utilize desel engines instead of the gasoline engines. However, it's some disadvantage conjointly, like because of hot temperature in combastian chamber endu up in formation of NOs and material that is harmful to human likewise as atmosphere.

An sir and fiel motum is fed into the combustion chamber of an internal combustion engine. Spark plag, an electrical gadget, is then used to compress and ignite this. In a dessel engine, air is pumped into the cylinder and compressed by roughly twice as much as it would be in a gaseline or extremely petrol engine. Once the field is injected, the heat produced by this compression exames it to sportaneously burn. Diesel fuel generates a lot of energy from a given volume despite having a lower calorific value than gasoline or other faces.

II. EXHAUST SYSTEM

The echant system was initially designed as a simple duct system with the intention to rate the toxic exhaust gas emissions from our car into hamdess gases to the environment at the same time providing attenuation of noise made by the engine during combustion. Today, over the years the responsibility of exhaust system has gown. Modern exhaust systems are an integral part of combustion and pollution control thereby reducing noise, materiate hamful emissions and even give assistance in increasing fiel economy, power and hence the overall drivability. The main parts of the exhaust system cooperate to remove emissions, lessen naise, and promote smoother operation of the moving parts. Although the emission control systems may vary based on the manufactures and fire vehicles, they all are designed to meet the same goal and they work on the same principle. The primary design considerations of an exhaust system includes:

- Minimizing the gas flow resistance and confine it to specified range depending on the engine model to achieve maximum efficiency.
- · Suppressing the exhaust noise to meet the automobile regulations and requirements.
- Poweling sufficient cleanace between exhaust system compotents and orgine components so as to minimize the impact of help channel temperature.
- Ensuing that the system does not overvitree engine components with excess weight as overvitreeing can aborten the component life.
- · Ensuring that the exhaust components are able to reject heat energy as intended.

The following elements make up the exhaust system typically:

· After-treatment tools to reduce the pollutants released, like particulate filters and catalytic converters.

· Mufflers to reduce noise

Components that serve as a decoupling link between the exhaust manifold and the rost of the exhaust system.
Hangers and piping

The "hot end" of the exhaust system is the after-treatment equipment and its piping, while the "cold end" is made up of the mailler and tailpipes. The "down pipe" or "front pipe" that joins the exhaust manifold with the eatalytic converter, as well as the pipework between the catalyst and the particle filter, may be included in the hot end pipe. The "middle pipe" joins the muffler and the after-treatment system. The exposure to requirements and chemical exposure affects the material choice for the exhaust system.

The exhaust manifold often thought to be a part of engine is the key component of exhaust system that collects all the exhaust gases from the combustion chamber to the exhaust ppe. The design of exhaust manifold has a major influence on the torque and performance characteristics of the engine. The flexible joint follows, which minimizes engine movement transmission to the

JETIR2206776 Journal of Emerging Technologies and Innovative Research (JETIR) www.jetir.org h868

JETIR2206776 Journal of Emerging Technologies and Innovative Research (JETIR) www.jetir.org h667

Reduction (SCR) technique it will be provided higher efficiency and reduced emissions. A sophisticated active emissions management

There is a need of some technique to cut back emission of pollutant in diesel engines. By introducing Selective Catalytis

M.Tech 4th sem (Power Electronics), EEE Dept., RVCE Bengaluru

© 2022 JETIR June 2022, Volume 9, Issue 6

www.jetir.org (ISSN-2349-5162)

exhaust system. It typically aits between the catalytic converter and manifold. Hence it must withstand high temperature and it should be durable and strong.

The catalytic converter is another important component in the exhaust system that is installed between the manifold and nuffler in the exhaust line. It makes use of chemicals that set as a catalyst. Prior to exiting the exhaust system, a catalytic converter causes a chemical interaction between the pollutants in the exhaust, without causing any damage to the pollutants themselves.

The IC engines usually make a whole lot of noise while operating. This noise reduction is achieved through well designed mifflers. Mufflers make use of the principle of reactive silencing which is an application of wave cancellation technique to tane out certain frequencies that are hash to our ear. By choosing appropriate design parameter we can achieve tuning for a specific range of frequencies. Since a mulfler can't roduce the engine noise by itself add-on features such as resonator is included in the exhaust system. A typical resonator is a hollow steel cylindrical tube attached to the muffler. They both work together to decrease the exhaust noise. Finally comes the tail pipe that is designed to serve as an enclosed route for the exhaust emissions to exit the system.

With the emission reductions strategies being more strangent, major technologies are deployed to reduce emissions. Some of them include:

2.1 OXIDATION CATALYST

The oxidation catalyst sown in Fig.1, can cut CO and HC emissions by more than 90% and harmful HC emissions by more than 70%. Toxic by-products are created when there is not enough oxygen peptent in an internal combustion engine to oxidate carbon fuel into carbon dioxide and water. The redux conversion of toxic fuel by-products into less dangerous compounds takes place in establytic converters. It is made up of a steel housing, a ceramic or monolith honeycomb interior, and a metallic substrate. Plotinum (Pi), milladium (Pd), and elusions are combined to form the honeycomb structure, which manimizes the surface area for greater reaction to occur (Rh).



The catalyst initially starts a reduction reaction to reduce nitrous oxide. The nitrogen atom in nitrous oxide is eliminated as it passes through the Pt and Rh catalyst, allowing free oxygen to produce oxygen gue O2. The nitrogen atom then interacts with other nitrogen atoms linked to the catalyst to produce nitrogen gas N2. In the second stage, an oxidative catalyst made of Pt and Pd is used to regulate carbon monoxide (CO) and unburned hydrocarbons (HC). Carbon dioxide (CO2) is created when carbon monoxide (CO) combines with oxygen in the air, and water is produced when hydrocarbons are exidized (H2O). Water is formed when hydrocarbons are oxidized, and carbon dioxide (CO2) is made when carbon monoxide (CO) and oxygen in the air combine. (H2O). When it comes to decreasing emissions from gasoline engines, catalytic converters are dependable and effective.

© 2022 JETIR June 2022, Volume 9, Issue 6

www.jetir.org (ISSN-2349-5162)

When coupled with dassel engines, which operate more costly than gasoline engines, they are loss effective. Higher temperatures are ideal for catalytic convener operation. Particles like soot will also be produced by desei engines. Thus, combining a particulate filter and a catalyst can cut down on ultra-fine particle emissions by up to 99 percent.

2.1 PARTICULATE FILTERS

To comply with particulate matter emission restrictions, the particulate filters in Fig 2, are fitted (PM). Particulate filters eliminate particles smaller than 100 nm that are made up of carbon, ash, and unburned hydrocarbons. Since the filter's capacity is limited, the trapped sost increases flow resistance, necessitating its emptying or burning off in order to replenish the DPF. The extra soot particles that gathered in the filter after about 800 to 2000 kilometers of driving are thoroughly burned during the regeneration process. At temperatures above 600 °C, the deposited uset is then burned off together with the exhaust fumes. Since this temperature is typically not attained during routine driving, the exhaust temperature is raised through post-injection, delayed main injection, and furtile valve air mass reduction. The exhaust outlet valve's temperature then rises as a result. The temperature is also raised by the exothermic reaction of urburned hydrocarbons in the oxidation catalytic converter. The particle filter is often placed close to the exhaust manifold and frequently used in conjunction with an oxidation catalyst in order to prevent significant heat loss.



Fig - 2: Particulate Filter.

2.3 EXHAUST GAS RECIRCULATION

Exhaust gas recirculation (EGR), which reduces the oxygen content in the combustion chamber and absorbs heat, is an efficient method for reducing NOx emissions. By using the inlet system, it is a technique for returning some of the exhaust gas to the combustion chamber. By providing inert gases to the combustion process and limiting the amount of oxygen present in the incoming air stream, this lowers the peak in-cylinder temperatures. Fig 3 is a schematic illustration of an EGR system. When ar oxygen and nitrogen are combined at high temperatures in the combustion chamber, which typically happens at peak cylinder temperature, NOx is formed. The composition of the gas introduced into the cylinder during the engine cycle will change as a result of the mixing of exhaust gas with intake air. Significantly less oxygen will be present, but more CO2 and water from burning will be produced. A drop in the peak temperature of the diesel combustion flame is the main factor causing EGR's NOs reduction impact.

JETIR2206776 Journal of Emerging Technologies and Innovative Research (JETIR) www.jetir.org h669

JETIR2206776 Journal of Emerging Technologies and Innovative Research (JETIR) www.jatir.org h670

www.jetir.org (ISSN-2349-5162)

© 2022 JETIR June 2022, Volume 9, Issue 6

www.jetir.org (ISSN-2349-5162) © 20

5162) © 2022 JETIR June 2022, Volume 9, Issue 6

The exhaust gas added to the oxygen, fact and combustion products will increase the specific heat capacity of the cylinder which lowers the adiabatic flame temperature. A property operating EOR can increase the engine efficiency. Automative exhaust system is one of the inevitable parts of combustion and emission control system that is designed to perform one or more of the following functionse remove solid materials from the exhaust gas, maffle the exhaust noise, quench sparks and furnish energy to a tarbine-driven supercharger. Thus, keeping our exhaust system in better working condition is vital for fact consumption, safety and environment. The datability of the exhaust is crucial.



III. ENGINE ECU

Befree the automotive industry adapted electronics, cars were thought of as mechanical machines. Through the principle of mechanics, every component in a vehicle, from the engine to the window, buke, and steering, was mechanically driven on gears. However, the inherent limitations and poor accuracy of these mechanical systems led to indiscovered failures and a high risk of harm to the users. These rotifications made it possible for the car industry to innovate more effectively. This finally routled in the use of electronics in vehicles.

Since its introduction to the microtive industry in 1970, automotive electronic control units (ECUs) have grown to be a significant part. It has been eracial in the evolution of the automobile from a wholly mechanical to an electronic-dominant machine. To control and regulate the functionality, modern cars feature around one hundred embedded or fitted ECUs.

The electronic control unit (ECU) seen in Fig 4, is a computer with inbuilt programmable and pre-programmed chips that uses microprocessors and sensor data that may be processed to conduct real-time control of a number of actuators. For the genthon, traction control or ABS, body functions, lighting control, AC, engine, are haps, and other sections of the car, there are numerous distinct Ecosite power train, body control, and chaosis system are the three main units for which an autometive ECU can be used. The ECU, which is a component of the Power-train Control Module (PCM), is in charge of controlling the combustion process, including opening and closing the inlet or outlet valve in response to input from the accelerator pedal.

The ECU regulates the timing of the fact injection rate and spark ignition. Thus, compared to vehicles with mechanical controls, ECUs produce accurate synchronization and increase power, efficiency, and functionality. Sensors have a significant impact on how an ECU function. Instead of sending numerous wires from the sensor to various ECUs, the ECU will share information with other ECUs over communication network lines for control operations. Most vehicles include an OBD connector that the ECU uses to transmit all diagnostic data to all other ECU modules.



Fig - 4: Engine ECU

Government regulatory bodies have imposed attact reatrictions on the emission levels from autorechiles hence OEMs an responsible for implementing emission controls in automobiles. Implementing such reatrictions would have been a mission impossible without the use of ECUs and software algorithms. With automation the regulatory bodies are able to respond to emergency situations in a better way. Also, with the advancement in mobile phonos, car manufactures had slowly transformed car with the explosion of electronics to introduce web connectivity, smart devices and manufactures loss.

Astonishing amounts of data are processed by an ECU. To obtain maximum performance, a number of operations must be carried out simultaneously. With the aid of sensors, the ECU enables the processing of all the data that the engine receives. The automaker can configure the ECU in such a way that some car models have very smooth rides while others have a more racing-inspired feel ECU thus enables us to have these two unique traits in a single car. To accommodate greater and better performance, ECUs are periodically reset. Thus, the performance provided by the ECU makes driving more enjoyable than difficult.

IV. DIESEL AND GASOLINE SYSTEM

The development of the gasoline engine marks the beginning of the dised says. The four-stroke combustion principle known as the "Otto cycle" was created by Nikolaus Angust Otto, who also received a patent for the idea. In the beginning, gasoline engines weren't very efficient because only 10% of the fuel they used actually moved the car. The remainder was transformed into waste heat. After learning about the inefficiency of gasoline engines, Rudolf Diesel was notivated to develop an engine with improved efficiency. He spent a significant amount of effort developing a "combustion power engine. "Diesel was able to patent a diesel engine by 1892 as a result.

Diesel and gaseline engines are conceptually pretty similar. They are IC engines made to transform fuel's chemical energy into mechanical energy. The pistons inside the cylinders are then moved up and down, creating a linear motion, using this mechanical energy. To turn the wheel forward, a rotary motion is produced by a crankshall that is coupled to the pistons. A gasoline and direct engine's explosion process is depicted in Fig 5. Both direct and gasoline engines use a sequence of explosions or combustions to transform fuel into mechanical energy. But how these explosions happen makes a significant difference. Fuel and air are combined in gasoline, which is then compressed by pistons and ignited by sparks from spark plags. In a diesel engine, the fuel is injected after the air has been compressed. Compression warms the air, which causes the fuel to ignite.

The following a how an explosion happens in a gasoline engine:

1) Intake stroke - Here, gasoline and air are combined.

JETIR2206776 Journal of Emerging Technologies and Innovative Research (JETIR) www.jetir.org h871

h671 JETIR2206776 Journal of Emerging Technologies and Innovative Research (JETIR) www.jstir.org h672

www.jetir.org (ISSN-2349-5162)

© 2022 JETIR June 2022, Volume 9, Issue 6

2) Compression stroke - Piston rises, compressing the air-fuel mixture.

3) The air-fuel mixture is ignited by a spark plag during the ignition stroke.

4) The piston rises and pushes the exhaust out the exhaust valve during the exhaust stroke. The following is how an explosion happens in a desel engine:

1) The intake valve opens and fills with air during the intake stroke.

2) Air is compressed during the piston's upstroke during the compression stroke.

3) The air-fuel mixture is ignited once fuel is introduced into the engine

4) The piston rises and pushes the exhaust out the exhaust valve during the exhaust stroke.

Spark plags are not used in diesel engines. To produce the high temperatures required for fael ignition, they require high compression ratios. Of comparison to a gasoline engine with a ratio of 8:1 to 12:1, the compression in a diesel engine with a ratio of 14:1 to 25:1 is significantly higher. Higher thermal efficiencies and improved fiel economies are produced by higher compression ratios. The engine's compression ratio is constrained by the compression of the air-fael mixture. The air-fael mixture ignities aportaneously and ereates knocking, which might harm the system, if there is rane air compression.

An essential part of a desel engine is the njector. It would to be able to withstand the pressure and heat inside the cylinder while dispensing the facel as a fine mist. Glow plugs are used in some detect engines to warm the combustion chamber and increase air temperature when the engine is cold.

Today, a complex system of sensors measuring everyfning from RPM to engine coolant and oil temperature and TDC is used to operate every function of a contemporary engine. On contemporary engines, glow 27 plugs are rately used. ECM detects the temperature of the surrounding air and delays the engine's timing so that the mjector openys fuel later. As a result, the air is compressed more and produces more heat, which helps the engine start.

Diesel and guodine engines show a matther of development paths for better tonpac generation, fiel efficiency, emission control, and noise reduction Improved driveability features, increased specific power, better noise attenuation, decreased fuel consumption and CO2 emissions, decreased specific emissions (BC, NOx, CO, particulates, and dast), reduced friction, and effective exhaust after treatment systems are some of the most recent engine technology advancements.

Engines are equipped with mechatronic parts such electronic throttle intake systems, high-pressure common rull njection systems with solenoid or piezoelectric injection, VVT, VOT, and vanishle camabafts to increase their variety and control functions. These parts can be entegorised as electrical, pneumatic, or hydraulic actuators, solenoid and switching injection valves, electrical drives, pumps, and funs.

While some of these are controlled centrally by an ECU, others are controlled locally by sensors that are incorporated locally. The development of hybrid drives, which improve find efficiency and reduce pollutants, is a cotting-edge step in the electrification of automobiles. All of these developments suggest that electronics will continue to increase rapidly and that mechatrunic design will generally improve. The proliferation of electronic components emphasises how important fault diagnosis functions are



0 2022 JETIR June 2022, Volume 9, Issue 9 T gran and explose ORV at the despine ORV at the the final grants. The the final grants at the thing grants. The thing grant at the thing grants. The the thing grants. The the thing grants. The thing grant at the thing grant at

Fig - 5: Gasoline and diesel engine.

V. SCR WORKING PRINCIPLE

The coordial parts of the urea SCR system are represented schematically in Fig 6, together with the DOC (Dizael Oxidation Catalyst), DPF (Dinnel Particulate Filter), DEF (Direct Exhaust Fluid), and SCR. Engine exhaust is sent to DOC, where the hydrocarbons are transformed into carbon particles. The DPF gathers and preserves the carbon atoms. These soot particles are frequently burned. SCR uses alkali and NH3 as a reductant to lower NOs, emissions in the exhaust gas. DEF is an aqueous solution that is optayed into the exhaust stream to reduce NOs. It contains 32.5 percent ures and 67.5 percent domined water. It was discovered that DEF usage accounted for 2% of gaseline consumption.



Pollatant emission from dissel engines, such as user (also known as particulate matter, or PM), and NOR, typically exceed the legal limits. Recent research has shown that cutting these pollatants by more than 46 to 90 percent is possible with sophisticated dissel aftertrastment systems. More than 90% of the particulate matter (PM) in the exhaust gas from a dissel engine can be captured by a DPF, also known as a catalytic particulate filter (CPF). The DPF removes CO and CO2 after oxidising the particles it has caught using the thermally aided and NO2-assisted reactions described in Equations. (4) and (6). DPF regenerations are the common name for these procedures.

5.1 CHEMICAL REACTIONS INVOLVED

Urea breaks down into ammonia and isseyanic acid when DEF is injected into the exhaust stream because of the exhaust temperature.

JETIR2206776 Journal of Emerging Technologies and Innovative Research (JETIR) www.jetir.org. h673 JETIR2206776 Journal of Emerging Technologies and Innovative Research (JETIR) www.jetir.org. h674

www.jetir.org (ISSN-2349-5162)

| © 2022 JETIR June 2022, Vol | ume 9, Issue 6 |
|-----------------------------|----------------|
|-----------------------------|----------------|

| Oxides of nitrogen are now reduced by armonia in the presence of oxygen and an SCR catalyst | | | |
|---|-----|--|--|
| $4\mathrm{NH3}+4\mathrm{NO}+\mathrm{O2}\rightarrow4\mathrm{N2}\text{+}\mathrm{H2O}$ | (3) | | |
| $8~\mathrm{NH3} + 6\mathrm{NO2} \rightarrow 7\mathrm{N2}{+}12~\mathrm{H2O}$ | (4) | | |
| $4~\mathrm{NH3}+2\mathrm{NO}+2\mathrm{NO2} \rightarrow 4\mathrm{N2}{+}6~\mathrm{H2O}$ | (5) | | |
| 2 NH3 + 2NO2 → NH4NO3 + N2 + H2O | (6) | | |

Equation (1) demonstrates how the high temperature of the exhaust causes molten urea to break down into ammonia and hydrocyanic acid. Ammonia and carbon dioxide are the major by-products of the isocyanic acid hydrolysis shown in equation (2). These two reactions take place without the need for a catalyst. Equation (3) represents the typical reaction in which oxygen and the equal amounts of ammonia and NO are involved. The quick and slow SCR reactions are shown in equation (4). At temperatures below 2000 C, ammonium nitrate is formed as a result of some unfavourable reactions.

Numerous competitive & nonselective reactions with oxygen, which is plentiful in the system, are among the undesirable activities that take place in SCR systems. These reactions can either result in additional emissions or, at worst, use annonia ineffectively. Nitrous oxide (N2O) or elemental nitrogen may result from the partial oxidation of ammonia, as shown in Equations (7) and (8). Nitric oxide (NO) is produced by the complete oxidation of ammonia, as demonstrated by Equation (9).

- $2NH_1 + 2O_2 \rightarrow N_2O + 3H_2O$
- $4NH_1 + 3O_2 \rightarrow 2N_2 + 6H_2O$
- $4NH_1 + 5O_2 \rightarrow 4NO + 6H_2O$

The ammonia injection rate needs to be precisely controlled for the SCR process. Low NOx conversions due to insufficient injection may be unacceptable. Unwanted ammonia is released into the atmosphere when the injection rate is too high. Ammonia slip refers to these ammonia emissions from SCR systems. At greater NH3/NOx concentrations, the ammonia slip increases. The stoichiometric NH3/NOs ratio in the SCR system is around 1, according to Equation (2), which describes the primary SCR reaction. The ammonia slip is greatly increased by ratios greater than 1. In reality, ratios between 0.9 and 1 are employed to reduce ammonia slip while maintaining sufficient NOx conversions.

It is clear from the chemical reactions discussed above that NO2 is crucial to the reactions taking place inside DPFs and SCR catalysts. The presence of NO2 can hasten the regeneration of the DPF, and a higher NO2/NOs ratio (but not more than 50%) can hasten the effectiveness of the SCR's NOx conversion Although NO makes up the majority of the NOx composition of diesel engine exhaust, it is known that a higher NO2/NOx ratio is advantageous for DPF PM removal and SCR NOx reduction.

Due to this property, diesel oxidation catalysts (DOCs) are frequently utilised upstream of DPFs and SCRs to increase their performance. DOCs catalyse the conversion of a portion of NO to NO2 and can result in a greater NO2/NOx ratio than engineout exhaust.Figure 2.2 depicts a typical configuration for a diesel engine's aftertreatment system (DOC-DPF-SCR).One of the key factors in the performance analysis of SCR NOx conversion is the effectiveness of NOx conversion in diesel engine cars. SCR NOx conversion = [1 - (NOx out/NOx in)] 100% provides the answer.

VI. WORK ENVIRONMENT

The details of the various software used to carry out the proposed work is as listed below:

6.1 DESIGN AND CODE GENERATION IN ASCET

Advanced Simulation and Control Engineering Tool is referred to as ASCET. It is a multifaceted and adaptable product family that offers an original approach to the functional and software design of contemporary automotive embedded systems. With JETIR2206776 Journal of Emerging Technologies and Innovative Research (JETIR) www.letir.org h675

| © 2022 JETIR June 2022, Volume 9, Issue 6 | www.jetir.org (ISSN-2349-5162) |
|---|---|
| a firsh take on modelling, code generation, and simulation, ARCFT a | apparts each stop of the development process, enabling |
| improved quality, quicker innovation cycles, and lower costs. ASCEI | makes it simple to blend text and visuals to meet our |
| programming requirements. Our logic can be modelled in a variety of w | ays, allowing us to operate as effectively as we see fit. |
| As a result, we have four specification options.: | |
| 1) Graphic specification using Block Diagram; | |

2) Graphic specification using State Machine Editor, 3) Textual opecification using ESDI. Editor;

4) Textual specification using C Code Editor



Fig - 7: Working of ASCET tool

ASCET tool operation is depicted in Fig 7. Using graphical models and textual programming notations, ETAS ASCET is a tool for creating software for embedded systems. The created function models will be converted by the ASCET Code Generator into extremely effective and secure embedded C-Code for AUTOSAR applications.

The ASCET has been specifically created to meet the difficulties in software development for sectors where goods must be produced in large quantities, at a lower cost, in compliance with industry standards, and without any flaws. The ASCET tool gives software engineers the ability to create embedded software that is high performing, low overhead, simple to maintain, secure, and safe. High levels of automation enable productive and safe workplaces.

The ASCET tool for Automotive Software Development has the following features:

- Safe Automatic introduction of defensive code, ISO26262 and IEC61508 TUV-certified code generation, MISRA-C2012 compliance
- Proven in usage Used for brake systems (such ABS, ESP), powertrain, generation, compliance with MISRA-C2012 Proven in use - Used for brake systems (such ABS, ESP), powertrain, Driver assistance, Battery management, 450+ million ECUs on the road are powered by ASCET produced code.
- Flexible Multiple specification notations, Block diagram, state machine, textual editor for ESDL, and C-code editors.
- · Quick and effective Real-time static analysis for quick feedback, quicker code creation
- A variety of testing alternatives, including unit testing, PC-hoad open-loop simulation, closed-loop simulation, and rapid. projotyping
- Embedded Software Development Language (ESDL), which has an abstract data type, easy-to-anderstand syntax, and objectoriented encapsulation

JETIR2206776 Journal of Emerging Technologies and Innovative Research (JETIR) www.jetir.org 1678

| © 2022 JETIR June 2022, Volume 9, Issue 6 | www.jetir.org (ISSN-2349-5162) | © 2022 JETIR June 2022, Volume 9, Issue 6 | www.jetir.org (ISSN-2349-5162) |
|---|--------------------------------|---|--|
| 6.2 DOCUMENTATION IN ECU WORK | Al-Gilly - St | 64 TESTING IN TPT | - and a state of the second state of the secon |

ECU Worx is software used to eastern tools for tuning and modifying the Electronic Control Unit used in cars and other passenger vehicles. In this software, the documentation containing all the details of the project is prepared and necessary changes if required can be modified. Also, a DLL; Dynamic Link Library file can be generated in ECU Worx. A DLL is a library that has data and code that can be onliked by several programmes at the same time. By using a DLL, a program can be modularized into various separate components. The example of ECU Worx software is as shown in Fig 8.





The Continuous Integration displayed displays key metrics for builds that can be used to gain insight into the organization's build throughput and to habble up any of the potential build issues. The Continuous Integration disboard provides indicators to measure the agility of development. An example image of CI dashbeard is as shown in Fig 9.



Fig - 9: Example CI dashboard software image.

Filetec's Time Partitioning Testing programme is known as TPT. With TPT, one may test embedded control systems and ECU software during all phases of development, including model-in-the-koop (ML), software-in-the-loop (SL), processor-in-the-loop (PiL), hardware-in-the-loop (HiL), and ECU and vehicle testing. TPT offen special tools to help you write those tests freely and easily, whether you're creating a basic module test or a comprehensive system test. Fig. 10, displays an illustration of a TPT software image.

VII. DESIGN REQUIREMENTS

- 1. There are no sensor related errors.
- 2. Tank temperature is above threshold freezing temperature.
- 3. Environment temperature is above threshold value.
- 4. Vehicle speed below a threshold value.
- 5. Bit mask the above conditions.
- 6. Valiabate the level sensor signals.
- 7. Set or reset of total number of evaluations based on release conditions.
- 8. Fault check diagnosis should be reported accordingly.
- 9. Compute number of times the error is set, and this should be available between different driving cycle.



Fig - 10: Example TPT software image.

VIII. BLOCK DIAGRAM

The block diagram of the trea tank level detecting system used in diesel-powered cars is shown in Fig 11. A block diagram is used to show the fundamental design in accordance with the particular conditions specified by the client. The block diagram shows

JETIR2206776 Journal of Emerging Technologies and Innovative Research (JETIR) www.latic.org h677 JETIR2206776 Journal of Emerging Technologies and Innovative Research (JETIR) www.latic.org h678



The first container constraints in the time in the second parameter parameter parameter in the region to the first height of despite 1 and design shown in Fig 13, has continuous used tank level sensor error, in the presence of the previous obtained selected signal, counter is set to compute the number of times the error has occurred between different driving cycle. If the count is less than the set threshold value then it reports, no fault to the signal monitor. If the count is greater or equals to the set threshold value, then it reports the presence of fault in the system to the signal monitor. Also, when the selected signal block passes its output, a timer is triggered to monitor the duration of fault occurrence. If the required timer value is greater or equals to the set threshold value a timer output is generated to reset the counter, timer and a trigger to non-volatile memory for data storage.

Fig - 13: Part B Design

JETIR2206776 Journal of Emerging Technologies and Innovative Research (JETIR) www.jetir.org h679 JETIR2206776 Journal of Emerging Technologies and Innovative Research (JETIR) www.jetir.org h680



After the successful design, documentation in ECU Worx is performed by editing fixed file in an appropriate editor to maintain the record of the project. The medifications are made in SDOM, a project that intends to provide a comprehensive Scheme implementation of the Document Object Model API suggestion made by the W3C. To check for defects in the programme code, design, and other areas, the document is created using CI dashboard. If the build is successful, DLL generation in ECU Worx is performed to generate a dll file for the testing purpose in TPT software.

To determine whether the generated decoge ratio for all of the coorditions as illustrated in Fig. 14, test cases are written in the Time Partial Testing software. For test management, a thorough and customizable test report that includes the computed test results and pertinent test data is produced. Specifying expected values in test cases in the simplest type of soccorrent. The expected values are given as a system output in this location, right next to the test stimulus. The tolerance requirements are extremely simple to include in TPT.

X. CONCLUSION

A uses tark level detection system in deset engine vehicles employing selective establie reduction technique is designed simulated and tasted for a specific required condition. The literature survey explains about the importance of SCR technique and role of DEF in SCR technique. The objectives for the project are identified. An appropriate design satisfying the required conditions to be satisfied by the area task in deset engine vehicles is developed and simulated in ASCET. Further the simulations are carried out in ECU Worx for documentation and DLL generation. The developed software design build through CI dashboard and finally tested in TPT software. Lastly the developed software system is tested on a prostype in LABCAR.

Indicators on the dash of vehicles that employ DEF will inform the driver of the amount of DEF present. The level of DEF will be displayed on a gauge resembling a gasofine gauge. When DEF levels are low, a warning lamp for low-DEF levels will tarm on. The vehicle's power will be significantly diminished if the DEF tank runs out completely, which will poorpt the driver to top it off. The engine's power output will return to normal once the tank has been filled.

Efficiency gains in the future will be linked to a greater adoption of technologies that have already shown to be contractually viable as these technologies become more widely used and more affordable. Examples of other technologies include cooled EGR, integrated exhaust manifolds, variable valve lift, variable geometry turbochargers, cylinder deactivation, and variable compression table.

REFERENCES

 Shanwei Ma and Fei Meng, "Modeling, Analysis and Experimental testing of a Selective Catalytic reduction Dooing System", *IEEE Journal 7820065*, 2017, vol. 5, pp. 1409-1415, 2017, doi: 10.1109/ACCESS.2017.2654487. © 2022 JETIR June 2022, Volume 9, Issue 6

- [2] Yinguhani Liu and Jianwei Tan, "Experimental Study on Solid SCR Technology to Reduce NOn Emissions from Diesel Enginee", *IEEE Journal*, 12 Aug 2020, vol. 8, pp. 151106-151115, 2020, doi: 10.1109/ACCESS.2020.3016959.
- [3] H.S.Latha,K.V. Prakuh, M.Veenngouda,Devarand Maski and K.T.Ramapta, "A Review on SCR System for Nox Reduction in Diesel Engine", *International Journal of Current Microbiology and Applied Sciences*, 2019, Pp. 1553–1559 doi: 10.20546/ijemas.2019.804.180
- [4] Shreynsh kukade, Vaibhav rokade, Pawan chadhokar, and H.S. Bhaikulkar, "A Review of Emission Cuntrol by Urea and Anamonia Solution in Diesel Engine", 2018. IBJET: Vol-05. Imar-04.doi: IRJET-ISSN: 2395-0072.
- [5] Ruchit S.Raval and Munlik A.Modi, "A Beview of Nox Reduction for Urea-SCR System", *UARIIE*, 2018, Vol-4, Imae-1, pp.33-36.doi: UARIIE-ISSN(O)-2395-4396.
- [6] Sadashira Prabhu S, "A Review on Selective Catalytic Reduction (SCR): A Promising Technology to Mitigate Nox of Modern Automobiles", International Journal of applied Engineering Research, 2018, Volume 13, Number 1 (2018), pp. 5-9 doi: UARII-1585N(O)-0073-4562.
- [7] Chen Lingshan and Zhang Weijung, "Simulation Modeling and Experiment to reduction of Non-Entission by Using SCR Control System", International Conference on Electric Information and Control Engineering, 2011.doi: 10.1109/1ce1ee.2011.5777604.
- [8] Beitat Pereda-Ayo and Juan R. González-Velasco, "NOn: Storage and Reduction for Daviel Engine Exhaust Aftertreatment", UK InTeckOpen Book Series of Combustion, Enclosure and condition monitoring, 2013. chapters 74443. doi: 10.1109/WCICA.2014.7053512.
- [9] ZhigangChen, Jinghua Zhao, Yunfeng Hu and Hong Chen, "Design of Selective Catalytic Reduction Systems Controller For Desiel Engine Using Triple-Step Nonliner Method.", Proceeding of the 1P⁺ World Congress on Intelligent Control and Automation(WCICA) Conference, 2015,pp.4724-4729.doi: ICA.2014.7053512.
- [10] Vit Marek, Lukas Tunka, Adam Polear and Dasan Simurik, "Reduction of Nox Emission of a Direct Engine with a Multiple Injection Pump by SCR Catalytic Convertie", *Article in Acta Universitatio* Agriculturas: Es Sufriculturas: Mondelanas: Branonici, 2016, 64(4):1205-1210, doi: 10.11118/actan.201664041205.
- [11] Hafter, Michael, Oliver Jost, and Rolf hermann. "Mechatronic design approach for engine management systems," IF-AC Proceedings Volumes 33:26 (2000): 185-190.
- [12] Isermann, Rolf, and N. Müller. "Modeling and adaptive control of combustion engines with fast neural networks." Darmatadi University of Technology, Jointate of Astronatic Control, Laboratory of Control Systems and Process Automation, Darmatadi, Germany (2001).

JETIR2206776 Journal of Emerging Technologies and Innovative Research (JETIR) www.jetir.org h681

JETIR2206776 Journal of Emerging Technologies and Innovative Research (JETIR) www.istir.org h682

www.jetir.org (ISSN-2349-5162)

| An International Open Access Journal Peer-reviewed, Refereed Journal www.jetir.org editor@jetir.org an International Scholarly Indexed Journal Certificate of Dublication | Journal of Emerging Technologies and Innovative Research (ISSN : 2349-5162) Is hereby awarding this certificate to Kavyashree A | In recognition of the publication of the paper entitled Simulation and Testing of Urea Tank Level Detection in Diesel Engine Vehicles | Published In JETIR (www.jetir.org) ISSN UGC Approved (Journal No: 63975) & 7.95 Impact Factor Published in Volume 9 Issue 6 , June-2022 Date of Publication: 2022-06-27 | Pacing Pacing EDITOR EDITOR IN CHIEF EDITOR EDITOR IN CHIEF JETIR2206776 Research Paper Weblink http://www.jetir.org/view?paper=JETIR2206776 An International Schalarly Open Access Journal, Peer-Reviewed, Referend Journal Impact Factor Calculate by Google Scholar and Semantic Scholar Al-Powered Research Tonl, Altidiaciplinery, Multilianguage Journal Indexing in All Major Database B Metadata, Citation Generator |
|---|---|---|--|--|
|---|---|---|--|--|

| Paper_kavyashree | |
|--|-----------|
| ORGINALITY REPORT | |
| 14% 11% 7% 7% 510 510 510 510 510 510 510 510 510 510 | NT PAPERS |
| PRIMARY SOURCES | |
| 1 www.dieselforum.org | 1% |
| 2 clean-carbonenergy.com Internet Source | 1% |
| 3 puricarechronicles.blogspot.com | 1% |
| 4 www.etas.com Internet Source | 1% |
| 5 Rolf Isermann. "Engine Modeling and Control", Springer Nature, 2014 Publication | <1% |
| 6 Seyed Mohammad Safieddin Ardebili, Tolga Kocakulak, Emre Aytav, Alper Calam. "Investigation of the effect of JP-8 fuel and biodiesel fuel mixture on engine performance and emissions by experimental and statistical methods", Energy, 2022 Publication | <1% |
| 7 forum.politics.be Internet Source | <1% |

| 8 | hdl.handle.net | <1% |
|----|---|-----|
| 9 | doaj.org Internet Source | <1% |
| 10 | aaltodoc.aalto.fi | <1% |
| 11 | Felix Leach, Gautam Kalghatgi, Richard Stone, Paul Miles. "The scope for improving the efficiency and environmental impact of internal combustion engines", Transportation Engineering, 2020 Publication | <1% |
| 12 | Submitted to Columbia Basin College | <1% |
| 13 | Submitted to Loughborough University Student Paper | <1% |
| 14 | d-nb.info Internet Source | <1% |
| 15 | en.wikipedia.org | <1% |
| 16 | www.ijireeice.com | <1% |
| 17 | Submitted to Kuwait University Student Paper | <1% |
| | | |

dspace.cvut.cz

| Internet Source | <1% |
|---|--|
| 19 www.eenewsanalog.com | <1% |
| 20 "Emission Control", Universi 2010-09-16 Publication | ty/Engineering, <1% |
| 21 www.ukessays.com | <1% |
| 22 Youcheng Shi, Shudong Yang Yinshui Liu. "Effects of a Blac on Pressure Pulsation of Ure System", IEEE Access, 2019 Publication | g, Xiwei Pan, <1% dder Accumulator ea Dosing |
| 23 irjetblog.wordpress.com | <1% |
| 24 repozitorium.omikk.bme.hu Internet Source | <1% |
| 25 Submitted to University of S Student Paper | outhampton <1% |
| 26 media.neliti.com | <1% |
| 27 Submitted to Harford Count Student Paper | y Public Schools <1% |

| 28 | Sapna Chaudhary, Rishi Pal Chauhan, Namrata Vijay Narwade. "Validation of Electronic Engine Features for Off-Highway Application using Hardware-In-the-Loop (HIL) Setup", 2020 8th International Conference on Reliability, Infocom Technologies and Optimization (Trends and Future Directions) (ICRITO), 2020 Publication | <1% |
|----|---|-----|
| 29 | Submitted to Community College System of New Hampshire Student Paper | <1% |
| 30 | dblp.dagstuhl.de | <1% |
| 31 | www.grafiati.com | <1% |
| 32 | M FISCHER. "Knowledge-based Adaptation of Neurofuzzy Models in Predictive Control of a Heat Exchanger", Soft Computing and Intelligent Systems, 2000 Publication | <1% |
| 33 | Submitted to Swansea Metropolitan University Student Paper | <1% |
| 34 | www.ijariie.com | <1% |

| 35 | Jyotirmoy Barman, Sumit Arora, Munendra Parashar. "SCR Catalyst Volume Reduction of Vanadium for BSIV Emission Norms", SAE International, 2016 Publication | <1% |
|----|--|-----|
| 36 | Submitted to Ryerson University Student Paper | <1% |
| 37 | Submitted to TechKnowledge Turkey Student Paper | <1% |
| 38 | www.freepatentsonline.com | <1% |
| 39 | www.pascotata.com | <1% |
| 40 | Matthieu Lecompte, Jerome Obiols, Jerome Cherel, Stephane Raux. "The Benefits of Diesel Exhaust Fluid (DEF) Additivation on Urea-Derived Deposits Formation in a Close- Coupled Diesel SCR on Filter Exhaust Line", SAE International Journal of Fuels and Lubricants, 2017 Publication | <1% |
| 41 | Submitted to UC, San Diego | <1% |
| 42 | Submitted to Bonn International School Student Paper | <1% |

| 43 | Johann C. Wurzenberger, Roman Heinzle, Ales Schuemie, Tomaz Katrasnik. "Crank-Angle Resolved Real-Time Engine Simulation – Integrated Simulation Tool Chain from Office to Testbed", SAE International, 2009 Publication | <1% |
|----|---|-----|
| 44 | Submitted to Saint Michael's College | <1% |
| 45 | ebin.pub Internet Source | <1% |
| 46 | www.pumpsandsystems.com | <1% |
| 47 | art1lib.org | <1% |
| 48 | thno.org Internet Source | <1% |
| 49 | vdoc.pub Internet Source | <1% |
| 50 | Ioannis Souflas, Byron Mason, Mark Cary, Peter Schaal. "Mode Transition Optimisation for Variable Displacement Engines", SAE International, 2016 Publication | <1% |
| 51 | ijaers.com Internet Source | <1% |

| 52 | mts.intechopen.com | <1% |
|----|--|-----|
| 53 | nepis.epa.gov Internet Source | <1% |
| 54 | Nilaja M. Raul, N. M. Wagdarikar, Chidambar Rao Bhukya. "Development of Hardware-In- Loop Automated Test Bench for Liquid- Assisted After-Treatment Controls System's Regression Tests", 2018 Fourth International Conference on Computing Communication Control and Automation (ICCUBEA), 2018 Publication | <1% |
| 55 | Patchanee Chammingkwan, Minoru Terano, Toshiaki Taniike. "High-Throughput Synthesis of Support Materials for Olefin Polymerization Catalyst", ACS Combinatorial Science, 2017 Publication | <1% |
| 56 | brucknertruck.com | <1% |
| 57 | Vít Marek, Lukáš Tunka, Adam Polcar, Dušan Slimařík. "Reduction of NOx Emission of a Diesel Engine with a Multiple Injection Pump by SCR Catalytic Converter", Acta Universitatis Agriculturae et Silviculturae Mendelianae Brunensis, 2016 Publication | <1% |



RV Educational Institutions [®] RV College of Engineering [°]

Autonomous Institution Affiliated to Visvesvaraya Technological University, Belagavi Approved by AICTE, New Delhi, Accredited By NAAC, Bengaluru And NBA, New Delhi

Major Project: Phase-II Report on

Design and Implementation of Three Phase Inverter for BLDC Motor using Hysteresis Current Control Technique

18MPE41

Submitted by D V Manjunath USN: 1RV20EPE01

Under the Guidance of

Dr.Anitha G S Associate Professor Department of EEE RV College of Engineering® Bengaluru - 560059 Dr. Narasimha M V Chief of Advance Engineering, R&D Ampere Electric Vehicles Bengaluru-560064

Submitted in partial fulfillment of the requirements for the award of degree of

MASTER OF TECHNOLOGY in POWER ELECTRONICS



DEPARTMENT OF ELECTRICAL AND ELECTRONICS ENGINEERING 2021-22

Go, change the world

RV COLLEGE OF ENGINEERING®

(Autonomous Institution Affiliated to Visvesvaraya Technological University, Belagavi)

DEPARTMENT OF ELECTRICAL AND ELECTRONICS Bengaluru- 560059



CERTIFICATE

Certified that the project work titled "Design and Implementation of Three Phase Inverter for BLDC Motor using Hysteresis Current Control Technique" carried out by D V Manjunath, USN:1RV20EPE01, a bonafide student of RV College of Engineering[®], Bengaluru in partial fulfillment for the award of Master of Technology in Power Electronics of RV College of Engineering[®], Bengaluru, affiliated to Visvesvaraya Technological University, Belagavi, during the year 2021-22. It is certified that all corrections/suggestions indicated for internal assessment have been incorporated in the report deposited in the departmental library. The project report has been approved as it satisfies the academic requirement in respect of project work prescribed for the said degree.

11- 4.5

Dr.Anitha G S 18)7/22 Associate Professor, Department of Electrical & Electronics Engineering, RVCE, Bengaluru -59

Surai (Ile) Dr. S. G. Srivani (Sh)

Head of Department, Department of Electrical& Electronics Engineering,

RVCE, Bengaluca 69 Department Electrical & Electronics Engineering R.V. College of Engineering Bengaluru-560 059

Dr. K. N.Subramanya Principal, RVCE, Bengaluru–59 PRINCIPAL

RV COLLEGE OF ENGINEERING BENGALURU - 560 059

Signature with Date

Name of the Examiners

1._____

2.

RV COLLEGE OF ENGINEERING[®]

(Autonomous Institution Affiliated to Visvesvaraya Technological University, Belagavi)

DEPARTMENT OF ELECTRICAL AND ELECTRONICS Bengaluru- 560059

DECLARATION

I, D V Manjunath, student of fourth semester M.Tech in Power Electronics, Department of Electrical and Electronics Engineering, RV College of Engineering[®], Bengaluru, declare that the Major project Phase-II with title "Design and Implementation of Three Phase Inverter for BLDC Motor using Hysteresis Current Control Technique", has been carried out by me. It has been submitted in partial fulfilment of the course requirements for the award of degree in Master of Technology in Power Electronics of RV College of Engineering[®], Bengaluru, affiliated to Visvesvaraya Technological University, Belagavi, during the academic year 2021-22. The matter embodied in this report has not been submitted to any other university or institution for the award of any other degree or diploma.

18 07 22 Date of Submission:

with

Signature of the Student

Student Name: D V Manjunath USN: 1RV20EPE11 Department of Electrical and Electronics Engineering RV College of Engineering[®], Bengaluru-560059



Internship Completion Certificate

04th Jul 2022

TO WHOMSOEVER IT MAY CONCERN

This certificate is being awarded to Mr. Manjunath DV (USN: 1RV20EPE01), a student from **R.V. College of Engineering** has done his internship with our Power Electronics department, Bangalore from the 1st of September 2021 to the 30th of Jun 2022.

His project title was "Design and implementation of 3ph inverter for BLDC motor using hysteresis current control technique" and has completed his project under Dr. Narasimha MV Chief of Advance Engineering, R&D.

During the tenure of the internship at Ampere, his conduct, character, and interest to learn were found good.

We wish him all the best in his future endeavors.

Thanks & regards,

Crips

Vithal Acharya Head – Human Resources Greaves Electric Mobility Pvt Ltd

ACKNOWLEDGEMENT

Any achievement, be it scholastic or otherwise does not depend solely on the individual efforts but on the guidance, encouragement and cooperation of intellectuals, elders and friends. A number of personalities, in their own capacities have helped me in carrying out this project titled, "Design and Implementation of Three Phase Inverter for BLDC Motor using Hysteresis Current Control Technique". I would like to take this opportunity to thank them all.

Firstly I deeply express sincere gratitude to my guide **Dr.Anitha G S**, Associate Professor, Department of Electrical and Electronics Engineering, RVCE, Bengaluru, for her patience, valuable guidance, suggestions, advice and assistance throughout this project. she has been a constant and regular source of encouragement to me during this period.

It is a genuine pleasure to express my deep sense of thanks and gratitude to **Kappala Venkateswarlu**, Manager, Ampere Electric Vehicles, and **Dr. Narasimha M V**, Chief of Advance Engineering, R&D Ampere Electric Vehicles for their guidance and support.

I would like to express my thanks to **Dr. S G Srivani**, Professor, Head of the department and Associate Dean, P.G. studies, Department of Electrical and Electronics Engineering, Bengaluru, for her patient guidance, encouragement, timely support and assistance during the project work.

I deeply express my sincere gratitude to **Dr. Rudranna Nandihalli**, Professor and Head of the department(Retired), Department of Electrical and Electronics Engineering, RVCE, Bengaluru, for his patience, valuable guidance, suggestions, advice and assistance throughout this project.

I owe my deepest gratitude to **Dr. K N Subramanya**, Principal, RVCE, Bengaluru, for his support towards completion of this project.

I would like to thank all the **faculty members** and **non-teaching staff** of the Department of Electrical and Electronics Engineering, RVCE for their constant support.

D V Manjunath Power Electronics Department of Electrical and Electronics Engineering RV College of Engineering[®] Bengaluru-59

ABSTRACT

The use of The Brushless DC (BLDC) motor has drastically increased in domestic and industrial applications, due to several distinct advantages such as absence of bushes, higher performance, increased reliability, energy efficient and minimal maintenance requirements. The problem associated with the conventional speed control techniques like PI control method and vector control method is that they result in generation of harmonics in load current and the adopted motor control algorithm was too complex (vector control) to drive the BLDC motor. The problem can be overcome by using hysteresis current control technique, that results in increased robustness and reduced harmonic content.

This project focuses on the design of a motor control system for a three-phase brushless dc motor with hysteresis current control technique. The selected topology comprised of three phase inverter, Arduino Uno (ATmegaS128 Microcontroller), gate driver circuit, MOSFET switches, ACS712 hall sensor, IR sensor and A2212 BLDC motor. The selected motor rating was 150W (max). The inverter drives the motor resulting in optimized AC power of desired output voltage and frequency. In hysteresis current control technique, the difference between the recommended and measured currents was monitored and tracked. As a result, the reference gating signals were generated. The generated gating signals were used to trigger the switches of three phase inverter.

The proposed project was simulated using Proteus and MATLAB/SIMULINK tools. During simulation analysis speed and current characteristics were observed. The Hardware implementation was carried out on general Printed Circuit board (PCB). The Hardware module comprised of three phase inverter, microcontroller board, hall sensors and BLDC motor itself. During hardware analysis it was observed, for input a of 12V DC to three phase inverter, the output of approximately 5.8V AC was observed. The data of three line currents of BLDC motor was tabulated for a input voltage of 12V under no load condition and for a input voltage of 9V and 12V under loaded condition. The speed vs current characteristic of BLDC motor was plotted. The characteristic showed that speed control of BLDC motor was robust.

LIST OF PUBLICATIONS

Publication Type

eeya siks

Journal

Publication Details

D V Manjunath, Dr. Anitha G S "Design and Implementation of Three Phase Inverter for BLDC Motor using Hysteresis Current Control Technique ", International Journal of Emerging Technologies and Innovative Research (www.jetir.org), ISSN:2349-5162, Vol.9, Issue 6, page no.j609-j614, June-2022

TABLE OF CONTENTS

| Acknowledgement | i |
|---|-----|
| Abstract | ii |
| List of Publications | iii |
| Table of Contents | iv |
| List of Figures | vii |
| List of Tables | ix |
| Glossary | X |
| | |
| Chapter 1 | |
| Introduction | 1 |
| 1.1 Overview | 2 |
| 1.2 Specific Details | 3 |
| 1.3 Literature survey | 3 |
| 1.4 Motivation | 5 |
| 1.5 Objectives | 5 |
| 1.6 Problem Statement | 6 |
| 1.7 Organization of Thesis | 6 |
| Chapter 2 | |
| Three Phase Inverter And BLDC Motor | 7 |
| 2.1 Electric Vehicles | 7 |
| 2.2 Components included in Motor control unit | 7 |
| 2.3 DC Capacitor Link | 8 |
| 2.4 Role of Motor Control Unit | 8 |
| 2.5 Basics of Two Level Three Phase Inverter Topology | 9 |
| 2.6 BLDC motor | 10 |
| 2.7 Hysteresis Current control [HCC] Technique | 13 |

2.8 High Side Low Side Gate Driver

13

| 2.9 Summary | 15 |
|--|----|
| Chapter 3 | |
| Methodology and Block Diagram | 16 |
| 3.1 Methodology | 16 |
| 3.2 Block diagram | 17 |
| 3.2.1 Flow chart | 18 |
| 3.4 Summary | 19 |
| Chapter 4 | |
| Specifications and Design Details | 20 |
| 4.1 Components Used | 20 |
| 4.1.1 Microcontroller: Ardunio Uno & Nano | 20 |
| 4.1.2 Current sensor ACS712 | 21 |
| 4.2 Three Phase Inverter | 22 |
| 4.2.2 Bootstrap Circuit Design | 23 |
| 4.2.2.1 Low side Switch | 25 |
| 4.2.2.2 High side Switch | 25 |
| 4.2.2.3 Mode of Operation of Bootstrap Circuitry | 27 |
| 4.3 BLDC motor | 27 |
| 4.4 Summary | 28 |
| Chapter 5 | |
| Simulation and Hardware Implementation | 29 |
| 5.1 Simulation model | 29 |
| 5.2 Schematic Diagram | 32 |
| 5.3 Hardware Implementation | 33 |
| 5.4 Summary | 37 |
| Chapter 6 | |
| Results and Discussion | 38 |
| 6.1 Simulation Results | 38 |
| 6.2 Hardware Results | 38 |

| 6.2.1 Under No Load | 38 |
|--------------------------------|----|
| 6.2.2 Under Load at 9V Supply | 39 |
| 6.2.3 Under Load at 12V Supply | 39 |
| 6.3 Summary | 41 |

v

Chapter 7

| Conclusion and Future Scope | |
|-----------------------------|----|
| 7.1 Conclusion | 42 |
| 7.2 Future scope | 43 |
| References | 44 |
| Appendix A | 47 |

LIST OF FIGURES

| Fig No | Figure Name | Page No. |
|--------|--|----------|
| 2.1 | Three phase inverter with DC Capacitor Link | 8 |
| 2.2 | Two Level Three phase VSI topology | 9 |
| 2.3 | Switching sequence for two pole three phase BLDC motor | 11 |
| 2.4 | Driving principle of three-phase BLDC motor | 12 |
| 2.5 | A Hysteresis current control technique for VSI | 13 |
| 2.6 | Schematic diagram of IR2101 gate driver with respect to one leg of three phase | 14 |
| | inverter | |
| 2.7 | IR2101 driving circuit | 15 |
| 3.1 | Methodology Involved in Implementation of Proposed Project Work | 16 |
| 3.2 | Block Diagram of 3 Phase Inverter with Hysteresis Current Control | 18 |
| 3.3 | Flow Chart with Respect to Leg A of 3 Phase Inverter | 18 |
| 4.1 | Arduino Uno Microcontroller | 21 |
| 4.2 | ACS716 Hall Base 20A Current Sensor | 23 |
| 4.3 | Pin-Out Diagram of ACS712 | 23 |
| 4.4 | Three Phase Inverter to BLDC Motor through Gate Driver | 24 |
| 4.5 | Bootstrap Capacitor Circuitry Design | 25 |
| 4.6 | Bootstrap Capacitor Circuitry Design | 25 |
| 4.7 | Low Side MOSFET | 25 |
| 4.8 | High Side MOSFET | 26 |
| 4.9 | A2212 1400KV BLDC Motor | 28 |
| 5.1 | Simulink Model of Three Phase Inverter Drive to Control BLDC Motor Using | 29 |
| | Hysteresis | |
| 5.2 | Back EMF Measurement Based on Hall Sensor | 30 |
| 5.3 | Hysteresis Current Control Block | 31 |
| 5.4 | Simulated Trapizoidal Back EMF Wave Form | 31 |
| 5.5 | Speed, Torque, and Current Waveform of BLDC Motor | 32 |
| 5.6 | Schematic Diagram of Proposed Project Using Proteus Software 30 | 33 |
| 5.7 | PCB Layout of Proposed Project Using Proteus Software | 33 |
| 5.8 | Hardware Implementation of Proposed Project | 34 |
| 5.9 | Hardware Implementation of Proposed Project Under No Load | 34 |
| 5.10 | Hardware Implementation of Proposed Project With Propeller As Load | 35 |
| 5.11 | High Side Gate Signals at 40 % Duty Cycle | 35 |
| 5.12 | Low Side Gate Signals at 40 % Duty Cycle | 36 |

| 5.13 | High Side Gate Signals at 90 % Duty Cycle | 36 |
|------|--|----|
| 5.14 | Line to Line voltage across the BLDC motor | 36 |
| 6.1 | Speed Vs Current Plot at 9V Supply | 40 |
| 6.2 | Speed Vs Current Plot at 9V Supply | 40 |

| | LIST | OF | TABLES |
|--|------|----|---------------|
|--|------|----|---------------|

| Table No. | Table Name | Page |
|-----------|--|------|
| | | No. |
| 1.1 | Specification Details | 3 |
| 2.1 | Acceptable switch states for a three phase VSI | 10 |
| 2.2 | Switching sequence for two pole three phase BLDC motor | 11 |
| 4.1 | Specification Details | 20 |
| 4.2 | Technical Specification of Arduino Uno Board | 22 |
| 4.3 | Terminal List Table for the Given Pin Out Diagram | 23 |
| 5.1 | Position of Rotor Based on Hall Sensor Signals | 30 |
| 6.1 | Speed Vs Settling Time | 38 |
| 6.2 | Representation of theoretical and observed input DC voltage, DC current line voltage | 38 |
| | and R,Y, B phase currents under no load | |
| 6.3 | Representation of theoretical and observed input DC voltage, DC current line voltage | 39 |
| | and R,Y, B phase currents at 9V supply | |
| 6.4 | Representation of theoretical and observed input DC voltage, DC current line voltage | 39 |
| | and R,Y, B phase currents at 12V supply | |
| | | |

GLOSSARY

| ATMEL | : Advanced Technology for memory and logic |
|--------|---|
| BLDC | : Brushless DC Motor |
| D | : Duty ratio |
| EEPROM | : Electrically erasable programmable read-only Memory |
| HCC | : Hysteresis current control |
| MOSFET | : Metal oxide semiconductor field effect transistor |
| РСВ | : Printed circuit board |
| PWM | : Pulse width modulation |
| VSI | : Voltage Source Inverter |
| | |
CHAPTER 1

INTRODUCTION

The automobile industry has been rapidly changing in recent years thanks to a new path of development termed electrification. Global warming is the primary cause of this evolution, and it provides an answer for automakers of vehicles like motorcycles, automobiles, and buses to meet more stringent CO2 and emission requirements. The electrical vehicle revolution is just one of various strategies. Electric vehicles have evolved into a great emission-reduction solution.

The battery, battery management system, control unit, and the motor itself are the main components of electric vehicles. There are two different types of battery packs: one is a lead acid battery, and the other is a Li-ion battery. Because it has a higher energy density compared to lead acid, the Li-ion battery type is much more popular [1]–[5]. Different types of motors, including DC motors, brushless DC motors, magnet electric motors, three-section AC induction motors, and switching reluctance motors, are used in heat units. BLDC type and internal magnet motors are the most popular motors (type of PMSM) currently in market [6]-[8].

Brushless dc (BLDC) motor drives are getting wide utilized in many domestic and industrial systems, like servo motor drives, home applications [9], [10].

The popularity of BLDC drives has increased as a result of developments in power electronics and vector control technologies. External control of AC output voltage, external control of DC input voltage, and internal control of the inverter within the inverter itself are some of the several techniques for controlling the output voltage of inverters [11].

The three closed loops that comprise the electric motor system are the position loop, speed loop, and current loop. The performance of the entire system is significantly influenced by the present control loop, and is the inner one. The current controller's (CC) primary responsibility is to force the real current to follow the command current from speed loop [12].

The development of a dynamic FPGA based PI speed controller operating for Hysteresis Current Control mechanism. The controller is developed for the model of a BLDC motor; hall sensor signal feeds back the rotor position to the controller through rotary hall encoder. The motor attains the steady speed in very less time, thereby accomplishing the effectiveness of the designed controller. In addition, the fast response of the controller under dynamic/fault conditions <u>makes it deployable in industries and further in the research area of motor fault diagnosis [13].</u> M.Tech, 4thsem (Power Electronics),EEE Dept., RVCE, Bengaluru. 1 Depending on the kind of supply source and the associated topology of the power circuit, the inverter, also known as a dc to ac converter, is used in the project work Inverter generally falls under the categories of current source inverters and voltage source inverters (VSIs) (CSIs). Applications requiring low to medium power range uses single-phase VSIs topology and medium to high power range uses three-phase VSIs topology [14], [15].

Motor drives, active filters, and unified power flow controllers in power systems and uninterrupted power supplies all often employ three-phase dc/ac voltage source inverters. Various pulse width modulation (PWM) techniques are used to achieve controlled frequency and ac voltage magnitudes. It contains six switches, and the turn on of switches is determined by the modulation system. To improve the efficiency of BLDC motor drives, several machine design and control strategies have been created. The three components of the overall system are as follows: PWM inverters for power conversion, BLDC motors and loads, and speed, torque, and current controllers [17]

The fundamental drawback of hysteresis current control [HCC] is, current control switching frequency is variable over a large range, extremely high and is variable in the wide range. Additional benefits of hysteresis current controller are its simplicity, quick deadbeat transient response, immunity to load parameter fluctuations, and direct over-current protection. [18].

1.1 Overview

Due to a number of distinguishing benefits, including the lack of bushes, greater performance, increased reliability, energy efficiency, and reduced maintenance needs, the adoption of Brushless DC (BLDC) motors has significantly risen in home and industrial applications. The issue with traditional speed control methods, such as the PI control method and the vector control method, is that they generate harmonics in the load current, and the motor control algorithm that was chosen (vector control) was too complicated to operate the BLDC motor. Hysteresis current control technology, which produces enhanced robustness and decreased harmonic content, can be used to solve the issue.

The aim of the project is to design a motor control system employing hysteresis current regulation for a three-phase brushless dc motor. The selected architecture included an A2212 BLDC motor, an ACS712 hall sensor, an IR sensor, an Arduino Uno (an ATmegaS128 microcontroller), a gate driver circuit, and MOSFET switches. 150W was the selected motor

rating (max). The motor is driven by the inverter, producing output voltage and frequency that are optimal for AC power. The divergence between the prescribed and measured currents was observed and tracked in the hysteresis current control approach. The reference gating signals were produced as a consequence. Three phase inverter switches were triggered by the resulting gating signals.

1.2 Specific Details

A three phase inverter for the rating of 12V input voltage, 150 W (peak power of BLDC motor), frequency 50Hz is designed. Aa small miniature inverter is designed for a small BLDC motor control as a prototype. The project work uses a regulated power supply with input voltage of 12V to supply power to microcontroller, opto-coupler, gate driver and inverter input. Table 1.1 shows the specification details of the proposed project.

The microcontroller is used to generate the PWM pulses for the power switches. As the out voltage of the microcontroller pin is around 3.3V to 5V, it is not sufficient to drive the MOSFET switches. Gate driver IC is used to pump the charge at the required voltage, rise time and fall time depending on the switching frequency of the PWM.

| Board type | Input / Output | Rating | | |
|----------------------|-----------------------|------------------|--|--|
| Power supply section | Input voltage | 230V AC , 50Hz | | |
| | Output voltage | 12 V DC & 5 V DC | | |
| | Input voltage | 15V | | |
| Gate driver | Output voltage | 10 – 15V | | |
| 1.0. | Rise time & fall time | 100ns & 50ns | | |
| ~/ | I source & I sink | 120mA & 270mA | | |
| 3 Ph Inverter | Input voltage | 12 DC | | |
| | | | | |

| Table 1 | .1 Spec | ification | Details |
|---------|---------|-----------|---------|
| | | | |

1.3 Literature Survey

The development of naturally electric cars has recently picked up steam. One of the essential parts of electric vehicles is the BLDC motors, hence it is necessary to create a suitable

control system. This is significant as low power vehicles are frequently utilized in rural regions, making any advancement in model design beneficial. With the use of computer-based simulations, several control schemes that utilize the hysteresis control mechanism are proposed. The control mechanism is unique, reliable, and very inexpensive compared to commercially available controllers. [19].

The BLDC motor employs a simple torque hysteresis control (THC) in [15], it offer a robust control and quick torque dynamic performance. The current controller has been applied to a BLDC drive and the results shows that the current ripple stays within the hysteresis band as defined by the controller. The proposed current blocking strategy shows that the energy wastage from the batteries is prevented such that it can prolong the capacity of voltage battery and it also showed that the hysteresis controller can offer inherent current protection/limitation and robustness in controlling the motor torque. The hysteresis current band is computed for each On-Off switching period, based on not only the measured voltage values at computing instant [16].

Induction motor drives that employ hysteresis current control are frequently used in high performance drive applications. According to the vector control concept, the speed, flux, torque, and phase current performances are good. In [17] fixed-band and sinusoidal-band hysteresis current controllers both are proposed and developed for a direct matrix converter. A comprehensive comparative evaluation of the two methods is then carried out. Both methods have fast dynamic performance and they inherently integrate the line modulation technique of the virtual rectifier stage into the overall modulation. Surge currents are prevented with the proposed scheme. The sinusoidal-band hysteresis controller demonstrates lower total harmonic distortion at the expense of higher average switching frequency, which is only significantly observable at very high sampling frequencies. The proposed controller is integrated with the field-oriented control to drive a matrix converter fed permanent magnet synchronous machine [18] - [22].

Motor current quality is significantly influenced by the size of the hysteresis bandwidth; a smaller hysteresis bandwidth results in greater switching frequency, less current ripple, lower THD values, and better power quality overall. The system's dynamic responsiveness may be improved with less calculation time by using a hysteresis current controller, and allows for quicker tracking of the load current with the reference current. Improvements to hysteresis control make it ideal for quick, precise conversion systems [23], [24].

and THD with a set value of tolerance band (0.5 A). For DBHCC-2, the minimum THD is 2.65 percent at 20 kHz and 0.5 A of HB, whereas the minimum switching frequency is 5.5 kHz, although the THD grows. [25]. The PMSM drive system runs smoothly and with no torque ripple using a hysteresis current controller at low speeds. [26].

For FLC based indirect vector controlled three phase IM drive, the comparison of HCC and SVPWM controller is shown. Compared to SVPWM approach, the hysteresis current control system has a quicker reaction time, but it has higher torque chattering [28].

An indirect field oriented control of three phase induction motor using hysteresis current band and SVPWM technique has done. The comparative performances between both techniques were presented. From the simulation results, SVPWM technique gives better performances in elimination of the stator current harmonics and reduction of the torque ripple while maintaining the other characteristic of the system [29]-[30].

1.4 Motivation

It is necessary to develop a controller with quick reaction, low transient time, high tracking ability, low harmonic distortion, and smooth sinusoidal output in order to achieve high quality power. The performance of the PI controller is constrained by the input limitations, and optimization is typically not seen [15]. The FOC control approach is quite susceptible to errors in the parameters and measurement noise. It is discovered that the hysteresis controller provides a reliable output response. The hysteresis controllers are used to monitor the difference between the measured current and the reference load current.

The existing control strategies such as Field-Oriented Control (FOC) suffer from sensitivity to the motor parameter variations like R, L, flux etc. Even adaptive control schemes have a tendency to be sensitive and have poor flux, torque, and current estimation, especially when operating at low speeds. As a result of the torque and the load, the current fluctuates throughout operation [18].

1.5 Objectives

Following are the objectives of the proposed prototype.

- To design 3 phase inverter drive for a BLDC motor.
- To develop the Hysteresis current control algorithm.

- Simulation analysis of three phase inverter drive.
- To experimentally generate PWM pulses for the designed 3 phase inverter using Arduino uno microcontroller.
- To develop hardware module of 3 phase inverter drive to control speed of BLDC motor.

1.6 Problem Statement

Design, simulate and Implementation of Three Phase Inverter for BLDC Motor using Hysteresis Current Control Technique

1.7 Organization of Thesis

The thesis is organized in the chapter wise as mentioned below:

Chapter 1: This chapter discuss brief about Introduction of 3 phase inverter topology to control BLDC motor and relevant literature survey. It also includes objectives of the project, motivation, problem statement and the organization of the report.

Chapter 2: Electric vehicle and power converter discusses the theory and concepts of two level three phase Inverter topology, controlling techniques, driving principle of BLDC motor, High-side Low-side gate drivers.

Chapter 3: Methodology and Block diagram discusses the methodology and block diagram of hysteresis current controller using two level three phase Inverter for **BLDC motor**.

Chapter 4: Specification & Design explains in detail the design of the prototype of project work. The specification and detailed design is also provided in the chapter.

Chapter 5: Simulation & Implementation provides the simulation circuits, schematic diagram for proposed project.

Chapter 6: Results & discussion discusses about the simulation results of the converter and hardware results for the same

Chapter 7: Conclusion and Future scope includes the overall conclusion drawn from the project and the future works that can be carried out.

References include the list of referred in successful completion of project.

CHAPTER 2 THREE PHASE INVERTER AND BLDC MOTOR

The chapter includes introduction of electric vehicle, types of EVs, components included in plug in EVs, DC capacitor link, role of motor controller unit or traction inverter, basics of two level 3 phase inverter topology, hysteresis current control technique, high- side low- side gate drivers and working of BLDC motor.

2.1 Electric Vehicles

The conventional IC engine base automobiles are being quickly replaced by electric vehicles. Rapid replacement is used because it is very efficient, provides quick torque, and is environmentally beneficial. Motor control units, traction inverters, as well as cutting-edge motors such permanent magnet synchronous motors, switching reluctance motors, brushless DC motors, internal permanent magnet motors, and many more, are responsible for the performance and efficiency of electric power trains [8]. The majority of EVs employ BLDC and PMSM motors. In comparison to other traditional motor, permanent magnet motors are both extremely light and effective. Power electronics and embedded micro-computing devices are combined in the motor control unit to increase its reliability and efficiency while converting the energy in the batteries.

2.2 Components Included in Motor Controller Unit

Power element, microprocessor, communication interface, sensing/protection, input interface (accelerator, brakes, indicators, etc.), DC capacitor connection, and auxiliary power supply are among the components of a motor controller.

The motor controller unit's microprocessor is the brain of electric vehicle, which includes embedded firmware to implement all of the motor controller's operations. The most crucial component of an MCU is the communication interface. It enables the motor controller to exchange data with other auxiliary devices outside of it. MCU can communicate with a communication block to send and receive data. The CAN bus, SPI, I2C, and other protocols are included in the communication block.

2.3 DC Capacitor Link

It is crucial to choose the right DC-link capacitor for the inverter. Some essential characteristics need to be taken into account while building a DC-link capacitor, such as high ripple capability, high temperature durability, total number of capacitors, equivalent series inductance, and low equivalent series resistance for minimal power loss. The DC-link capacitor's size and cost should be geometrically matched to the inverter and selected as efficiently as possible. Aluminum and ceramic capacitors can be used in parallel to lower the equivalent series resistance. To reduce the equivalent series resistor, size and cost optimization, parallel combination of aluminum and ceramic capacitor can be implemented. Fig 2.1 shows the DC link capacitor in between three phase inverter and DC voltage source.





2.4 Role of Motor Controller Unit (Traction Inverter)

In an electric vehicle, the motor control unit does more than just transmit energy from the battery to the motor to accelerate the vehicle. During regeneration braking, the traction inverter can also transfer energy from the motor back to the batteries. By storing energy in the battery, regenerative braking extends the driving distance.

2.5 Basics of Two Level Three Phase Inverter Topology

To convert dc to ac output, a simple two-level inverter is employed. IGBTs and MOSFETs are the two best switching components for these inverters, and it has six switches in total. IGBT is used for low switching frequency and MOSFETs are used for high switching frequency They are the best choice in the industry and for commercial purposes due to its simple construction and capacity to manage the voltage and maintaining system stability. Typically, an LC filter is used to link them to the grid or the load. To increase its performance, resilience, and stability during correcting for power losses and reducing the THD value, researchers apply a variety of control methods. Standard three-phase VSI topology is shown in Fig.2.2 and the eight valid switch states are shown in Table 2.1. As in single-phase VSIs, the switches of any leg of the inverter (S1 and S4, S3 and S6, or S5 and S2) cannot be switched on simultaneously because this would result in a short circuit across the dc link voltage supply. Similarly, in order to avoid undefined states in the VSI, and undefined AC output line voltages, the switches of any leg of the inverter cannot be switched off simultaneously as it result shoot through. [7].



Fig 2. 2: Two Level Three phase VSI topology [7]

M.Tech, 4thsem (Power Electronics), EEE Dept., RVCE, Bengaluru.

| Table 2.1 Acc | plable switch states | s for a three phase | SI [/] | |
|--|----------------------|---------------------|---------------|-----|
| State | State No | Vab | Vbc | Vca |
| S1, S2, and S6 are ON and S4, S5, and S3 are OFF | 1 | Vi | 0 | -Vi |
| S2, S3, and S1 are ON and S5, S6, and S4 are OFF | 2 sha | 0 | Vi | -Vi |
| S3, S4, and S2 are ON and S6, S1, and S5 are OFF | 3 | -Vi | Vi | 0 |
| S4, S5, and S3 are ON and S1, S2, and S6 are OFF | 4 | -Vi | 0 | Vi |
| S5, S6, and S4 are ON and S2, S3, and S1 are OFF | 5 | 0 | -Vi | Vi |
| S6, S1, and S5 are ON and S3, S4, and S2 are OFF | 6 | Vi | -Vi | 0 |
| S1, S3, and S5 are ON and S4, S6, and S2 are OFF | 7 | 0 | 0 | 0 |
| S4, S6, and S2 are ON and S1, S3, and S5 are OFF | 8 | 0 | 0 | |

Table 2.1 Acceptable switch states for a three phase VSI [7]

2.6 BLDC Motor

The fundamental operating concept of a BLDC motor is , in order to provide a constant torque, the phase windings must be excited in accordance with the location of the permanent magnet on the rotor. Information about the location of the rotor magnet is necessary to carry out the job. Hall effect sensors are frequently used for position sensing. The position of rotor can also be found by measuring the back EMF, using sensorless control method. For the purpose of detecting the magnetic field flux generated by the rotor magnets, three Hall effect sensors are spaced apart from one another on the stator by 120 electrical degrees. The rotor position separated into six distinct portions can be identified using three Hall effect sensor output signals. [10]. Fig 2.3 show the representation of switching sequence for three phase BLDC motor and Table 2.2 shows the respective switching sequence for the BLDC motor.

Design and implementation of three phase inverter for BLDC motor using hysteresis current control technique



Fig 2.3: Switching sequence for two pole three phase BLDC motor [10]

From the switching sequence for the six-step drive is illustrated in Fig.2.3 only two of the three phase windings are excited during the BLDC motor drive, leaving the third winding unexcited.

| Table 2.2: Switching sequenc | e for two pole three ph | ase BLDC motor [14] |
|------------------------------|-------------------------|---------------------|
|------------------------------|-------------------------|---------------------|

| Switching | Seq. | Hall | sens | sors | Swi | t ch | Pha | se Ci | urrent |
|----------------------------|--------|------|------|------|-------|-------|--------------|--------------|--------|
| interval | number | H1 | H2 | H3 | clo | sed | Α | В | С |
| $0^{\circ} - 60^{\circ}$ | 0 | 1 | 0 | 0 | Q1 | Q4 | + | - | off |
| $60^{\circ} - 120^{\circ}$ | 1 | 1 | 1 | 0 | Q1 | Q6 | + | $_{\rm off}$ | - |
| $120^\circ - 180^\circ$ | 2 | 0 | 1 | 0 | Q3 | Q6 | off | + | - |
| $180^\circ-240^\circ$ | 3 | 0 | 1 | 1 | Q3 | Q2 | - | + | off |
| $240^\circ - 300^\circ$ | 4 | 0 | 0 | 1 | Q_5 | Q_2 | - | off | + |
| $300^\circ - 360^\circ$ | 5 | 1 | 0 | 1 | Q5 | Q4 | $_{\rm off}$ | - | + |

To identify exactly two of the three-phase windings is energized to provide the continuous torque at each instant, rotor position feedback signals are employed. A three-phase inverter is used as a drive circuit to send current into the necessary two-phase windings. Only two phases' worth of switching devices are active at any given time in the inverter for a BLDCM drive depicted in Fig. 2.4. As a result, the conduction interval for each switching device is 120 degrees. Since the switch for the other phase changes when an active switch is switched over in the six-step drive, a dead period is not necessary for short-circuit prevention. [10].

Fig 2.4 illustrates Hall effect sensor signals (H1, H2, H3) with respect to back-EMFs of stator windings in the six-step drive as shown in Fig 2.3 and the relationship between the sensor signals and the phase currents. Each sensor is expected to have a digital high level output for the North Pole and a low level output for the South Pole. A continuous torque must be produced by switching the excited phase winding, or active phase winding, every 60 electrical degrees of rotation based on the sensor inputs. Commutation refers to the change in an active phase winding [10].



Fig 2.4: Driving principle of three-phase BLDC motor [10]

M.Tech, 4thsem (Power Electronics), EEE Dept., RVCE, Bengaluru.

2.7 Hysteresis Current Control [HCC] Technique

HCC is a nonlinear approach of control system, and it uses hysteresis current control. The difference between the recommended and measured currents is monitored or tracked using the HCC. As a result, the reference tracking serves as the foundation for the generation of the gating signals. For the purpose of removing errors in reference tracking, hysteresis bandwidth is changed. Any modulation technique is not needed for this approach, the operating conditions for the hysteresis bandwidth and the filter parameters determine the switching frequency of an inverter. The switching frequency of a hysteresis controller is unregulated. Drive signals are created by the look-up in accordance with the size of the error signals, and error signals are produced by hysteresis controllers. HCC require very high frequency for constraining the variables in hysteresis band limits, block diagram for implementation on a digital platform as shown in Fig.2.5. Moreover, switching losses are very high in this type of controllers. So, Hysteresis controllers are found inappropriate for high power applications [18].



Fig 2.5 A Hysteresis current control technique for VSI [18]

2.8 High Side Low Side Gate Driver

Discrete components and specific drivers with a simple circuit, excellent reliability, and widespread applicability make up the MOSFET driving circuit. The IR2110 and IR2101 drive devices are two of the most popular ones. The major components of the IR2101 are logical input, voltage conversion, and output protection. It has a maximum working voltage of 500 V, a grid drive voltage range of 10 to 20 V, and a logical power voltage range of +3.3 to +15V. In small- and medium-power driving circuits, the IR2101 is widely used due to its low volume and fast speed. [9]. The schematic diagram for IR2101 gate driver with respect to one leg of three phase inverter is shown in Fig 2.6.





Fig. 2.6: Schematic diagram of IR2101 gate driver with respect to one leg of three phase inverter [9].

IR2101 is a high-performance three-phase bridge driver, is manufactured by IR Corporation. Similar to the IR2110, it only has one drive power source. However, it facilitates system design and creates six driving signals. Additionally, the protection feature of the IR2101 has been improved to increase the circuit's dependability. The output upper leg and under-leg drive current peak values of the IR2101 are 250 mA and 500 mA, respectively, and it is employed in circuits with voltages no greater than 600 V. Three input signal processors, three pulse-processing and level-shifting devices, three driving signal latches for upper-leg power switches, three under-voltage monitors for upper-leg power switch driving signals, six MOSFET drivers with low output impedance, and an OR gate circuit are all integrated into the IR2101. It also includes a current comparator, a current amplifier, an under voltage monitor for its own operating power supply, an error-processing unit, and a clearing blocked logic unit [9].

Three of the six PWM pulse signals used as IR2101 inputs in BLDC motor drive systems are used to drive the upper leg, and the remaining three signals are utilized to drive the under-leg. Following amplification, the three signals needed to drive under-leg power switches are fed into the control poles. In order to maintain level displacement, the other three signals used to drive the upper leg are first processed by a level shifter's pulse processor and bootstrap circuit, which then convert it into three voltage-suspended driving pulse signals. Followed by, it is tested by driving pulses before being latched through the matching three output latch devices. After power amplification, the three signals are finally applied to the control poles of the driven upper-leg power switches. [9].

2021-22

Design and implementation of three phase inverter for BLDC motor using hysteresis current control technique



Fig 2.7: IR2101 driving circuit [9]

2.9 Summary

The concepts of three phase inverter, brief introduction on hysteresis current control technique, driving circuits, and working principle of BLDC motor with switching intervals and current wave forms using hall effect sensors were studied in the chapter.

2021-22

This chapter discuss about the methodology, block diagram, component selection and implementation algorithm, flow chart of proposed prototype.

3.1 Methodology

The methodology involved in developing the project work is as shown in Fig 3.1

kst



Fig 3.1: Methodology Involved in Implementation of Proposed Project Work

Literature Survey

Efficient converter topology is selected for the work by comparing various topologies. The selected topology is Three Phase Inverter.

Design and Selection of Components

A three phase inverter with 3 phase AC output is designed. The MOSFET gate driving ICs, bootstrap circuit is designed. And the passive and active components like resistor, capacitor and diodes are selected based on design value. A schematic drawing is implemented in Proteus software and the PCB layout is also designed. The tools used for design is LTspice, Mathcad, MATLAB / SIMULINK and Proteus.

• Assembling and PCB Designing

Based on the designed schematic diagram the three phase inverter topology with gate driver circuitry is assembled in general PCB board as prototype. Alos various test points are

placed in PCB board.

Hardware implementation

The assembled PCB is checked and test setup is made for analysis and testing purposes like to test the gate pulses.

• Testing and verification

The implemented inverter is analyzed and the performance is tested under various input voltages and different loading condition. Here Propeller is connected to the shaft of BLDC motor, equivalent to mechanical loading.

3.2 Block Diagram

The block diagram of the proposed project work is shown in Fig 3.2. It comprises of 15 V battery or it can be replaced with regulated power supply, three phase inverter (VSI), and 15V BLDC motor and microcontroller as the major components.

From the block diagram shown in Fig 3.2 hysteresis current control is used in closed loop to control the speed of BLDC motor. Here ACS712 hall sensors are used to measure the instantaneous current in each phase. The Hall Effect sensors is also used know the position of the rotor. The position of rotor can also be found by back EMF method which is also called as sensorless control method. IR sensor is used to measure the current speed of the BLDC motor. The measured currents and sped are sent to the microcontroller.

In the block diagram Fig. 3.2, W* is the speed defined the user and W is the instantaneous speed. By varying W* the speed and current drawn by BLDC can be varied. Using the microcontroller the reference current is calculated and is compared with the measured current. Across the reference current, a hysteresis band is set such that the instantaneous current is kicked back. Based on the error generated between the measured current, reference current within the hysteresis band the gate pulses are generated in the microcontroller. The pulses form microcontroller is given the three phase inverter through gate driver IC to drive the BLDC motor.





3.2.1 Flow Chart

Fig 3.3 shows the Flow chart of error generation between measured current value and reference current value within the tolerance band. The flow chart is with respect to phase A of the BLDC motor or leg A of the three phase inverter. In the flowchart Ia is the instantaneous current phase A of the BLDC motor, ea is the error generated, h is the hysteresis band across the reference band and W* is user defined speed. If ea is greater or equal to h then Q1 & Q4 are turned on. If ea is less than h then Q1 & Q4 are turned off. If ea is equal to 0, it means the actual current is following the reference current.



Fig 3.3 Flow Chart with Respect to Leg A of three Phase Inverter

3.3 Summary

In this chapter the methodology, block diagram, flow chart of the proposed hardware prototype is studied in brief.



CHAPTER 4

SPECIFICATION AND DESIGN DETAILS

This chapter discusses about the components involved in the project work. The project work is smoothly carried out only if ally components selected properly based on ratings, interfaced and synchronized in the desired fashion. The process of components selection and designing the circuit block by block as per specifications plays an important and also gives a clear picture of project work. The table 4.1 shows the specification details of the proposed project.

| Board type | Input / Output | Rating |
|----------------------|-----------------------|------------------|
| Power supply section | Input voltage | 230V AC , 50Hz |
| 3 | Output voltage | 12 V DC & 5 V DC |
| | Input voltage | 15V |
| Gate driver | Output voltage | <u>10 – 15</u> V |
| | Rise time & fall time | 100ns & 50ns |
| | I source & I sink | 120mA & 270mA |
| 3 Ph Inverter | Input voltage | 12 DC |

Table 4.1 Specification Details

4.1 Components Used

The main components used in the work are

- Microcontroller Arduino Uno & Nano
- Gate driver IR2101
- MOSFET IRF250
- A2212 BLDC motor

4.1.1 Microcontroller: Arduino Uno & Nano

In this project, the PWM pulses produced by the Arduino Uno and Nano are utilised to operate the BLDC motor. The program for hysteresis current control is dumped in arduino Uno. Arduino Uno is based on ATmega328P. It is a 8 bit microcontroller. There are 14 digital input/output pins on it. It has 6 analogue inputs and 6 PWM outputs. It has a USB connector to upload the software, a power jack, a reset button, and a 16 MHz crystal resonator. Additionally, the Atmega328P has 1kB of EEPROM. The Fig 4.1 shows the Arduino Uno microcontroller used in the work and Table 4.1 shows the technical specification of Ardunio Uno Board.



Fig.4.1 Arduino Uno Microcontroller

With the help of the Arduino IDE software, the controller makes programming simple. A controller is utilized in this project to sense the three-phase current, create PWM pulses, and regulate the motor's speed. Hence Arduino Uno microcontroller with the mentioned required feature is selected for the project.

Design and implementation of three phase inverter for BLDC motor using hysteresis current control technique

| Board | Arduino UNO | |
|-----------------|------------------------|----------------|
| Microcontroller | ATmega328P | |
| USB connector | USB-B | |
| Pins | Built-in LED Pin | 13 |
| / | Digital I/O Pins | 14 |
| 1.3 | Analog input pins | 6 |
| 18 | PWM pins | 6 |
| Communication | UART | Yes |
| 2 | I2C | Yes |
| 5 | SPI | Yes |
| Power | I/O Voltage | 5V 6 |
| LL_ | DC Current per I/O pin | 20mA |
| Clock speed | ATmega328P | 16MHz |
| Memory | Atmega328P | 2KB SRAM, 32KB |
| | | FLASH, 1KB |

4.1.2 Current Sensor ACS712

In the project work, three ACS716 20A hall based current sensor is used to measure line current precisely and accurately. Fig 4.2 shows the photograph of ACS716 hall based current sensor. The measured current using ACS716 current sensor is given to Arduino Uno. It can measure both DC (direct current) and AC (alternating current). Fig 4.2 shows the pictorial representation of ACS716 current sensor IC. The typical pin-out diagram is shown in Fig 4.3 and Table 4.2 shows the terminal list of the pin out diagram..

EEPROM

2021-22



4.2 Three Phase Inverter

The three phase inverter is shown in figure. It consist of six IRFP250N MOSFET, its Vds is 200V, Id = 30A and Rds (on) 0.075 ohm. The rise time and fall time of IRFP250N is 42ns and 33ns with Qg 123 nC. For fast switching converter operation like inverters MOSFETs with low rise time, low fall time and low Qg value is preferred. In order to drive six MOSFETs three

IR2101 high side low side gate driver with bootstrap circuitry is selected. The bootstrap circuitry design is discussed in 4.1.



Fig 4.4: Three Phase Inverter to BLDC Motor through Gate Driver

4.2.2 Bootstrap Circuit

Designers struggle to drive high side MOSFETs in a half bridge configuration, leading to the idea of bootstrap circuitry. The usage of a bootstrap circuit, which consists of a capacitor, a diode, a resistor, and a bypass capacitor, is one of the most well-liked and economically advantageous ways for designers to do this. The high MOSFET is linked to bootstrap circuitry in the image below. Fig 4.5 shows the bootstrap capacitor circuitry design for High side MOSFET and Fig 4.6 shows the bootstrap capacitor circuitry design for Low side MOSFET.

Design and implementation of three phase inverter for BLDC motor using hysteresis current control technique

2021-22



Fig. 4.7 Low Side MOSFET

M.Tech, 4thsem (Power Electronics), EEE Dept., RVCE, Bengaluru.

GND

Vgs

To turn on the low side MOSFET as shown in Fig 4.7,

$$VGS > Vth$$
 (1)

2021-22

(VG - VS) > Vth, where VS is connected to ground so VS = 0, so the reference voltage VS is considered as 0V.Therefore,

$$(VG - 0) > Vth, \tag{2}$$

Hence if VG is greater than threshold voltage Vth the MOSFET will turn on.

Here VG is gate voltage, VS is voltage at source terminal

But in case of high side switch VS is connected to load and not to the ground. So, the reference voltage Vs is not 0V.

4.2.2.2 High Side Switch

To turn on the high side MOSFET as shown in Fig 4.7,



If Rload >> Rds then is approximately equal to Vcc ., Vcc ≈ 11.9 V in the case. To turn on high side MOSFET as shown in Fig 4.6,

$$VGS > Vth, (6)$$

26

VG – VS> Vth, where VS is not connected to ground so VS $\neq 0$, so the reference voltage VS is considered as 11.9V.

$$(VG - 11.9V) > Vth, (assuming Vth = 4V)$$

$$VG > (4 + 11.9V) = > VG \approx 16V.$$
(7)

So, it can be observed that the gate voltage of more than supply voltage must be applied to turn on high side MOSFETs. This can be avoided by placing a bootstrap circuitry across high side driver.

4.2.2.3 Mode of Operation of Bootstrap Circuitry

Bootstrap circuitry has an easy-to-understand function. As seen in the diagram below, CB, or the bootstrap capacitor, charges up when the low-side switch Q2 is on and Q1 is off. During this time, charge current from VDD flows into the driver's VDDA input and into the charge loop through the diode, capacitor CB, and Q2 of the bootstrap resistor RB.

The bootstrap capacitor is discharged, or CB acts as source, as Q2 is turned off and Q1 is switched on. The voltage at Q1 source terminal and ground soon increases toward Q1 drain voltage, VDRAIN, as a result. The voltage at VDDA is approximately equivalent to VDD-0.7V and consists of the voltage across CB plus the voltage at the Q1 source. Diode D1 becomes reverse biased when the voltage between the Q1 source and GND increases, cutting off the VDD supply to the CB. As soon as D1 is reverse biased, CB now produces VDD-0.7 for VDDA and all the current necessary to power the high side MOSFET Q1 while Q1 is off.

4.3 BLDC Motor

In the project A2212 1400KV brushless DC motor is used and is shown in Fig.4.8, it provides excellent performance and quality. It has maximum current of 16A / 60s and its no load current is 0.7A. It has a 65 m ohm internal resistance and a maximum power rating of 180 W with 14 poles. It functions with battery input voltage ranging from 7.2V to 15V. The three phase inverter is then used to convert this battery power into AC. The BLDC motor's input voltage ranges from 5.73V to 7.64V.



Fig. 4.9 A2212 1400KV BLDC Motor

4.4 Summery

In this chapter the specification and design of the project work is discussed. Simulations were carried out considering designed values using Proteus software. Arduino uno microcontroller was utilized in the project for controlling motor. ACS712 hall base current sensor is used to measure the current of three line current individually. A schematic design, routing, layout design and 3D model of the project work was developed for prototype.

CHAPTER 5

SIMULATION AND HARDWARE IMPLEMENTATION

The simulation of the hysteresis current controller is carried out in MATLAB Simulink software. It also shows the board interface diagram and the schematic, routing and 3D modeling of the project work.

5.1 Simulation

The selected topology is simulated in MATLAB simulink environment. The effectiveness of the controller designed is validated and performance of converter is validated. Table 5.1 shows the parameter values considered for MATLAB simulation of project work. The Fig 5.1 below shows the simulink model of proposed project work. It shows three phase inverter block, SIMULINK model of BLDC motor, Hysteresis current controller block and back EMF block to know the position of rotor, speed control block and scope to measure the back EMF, torque and stator current.



Fig 5.1 Simulink Model of Three Phase Inverter Drive to Control BLDC Motor Using Hysteresis

The Fig 5.2 shows the back EMF measurement based on hall sensor signals. It can be matches based on the Table 5.1.



Fig 5.2: Back EMF Measurement Based on Hall Sensor

| Angle θ in electrical | Ha | rs | |
|------------------------------|----|----|----|
| degree | H1 | H2 | H3 |
| 0° - 60° | 1 | 0 | 1 |
| 60° - 120° | 1 | 0 | 0 |
| 120° - 180° | 1 | 1 | 0 |
| $180^{\circ} - 240^{\circ}$ | 0 | 1 | 0 |
| 240° - 300° | 0 | 1 | 1 |
| 300° - 360° | 0 | 0 | 1 |

M.Tech, 4thsem (Power Electronics), EEE Dept., RVCE, Bengaluru.

2021-22







Fig 5.4 Simulated Trapezoidal Back EMF Wave Form

Design and implementation of three phase inverter for BLDC motor using hysteresis current control technique

2021-22



Fig 5.5 Speed, Torque, and Current Waveform of BLDC Motor

5.2 Schematic diagram

A schematic diagram is drawn relevant to the project work which includes three phase inverter section, gate driver section, power supply section and signal buffer section. A schematic diagram is a basic, two-dimensional depiction of a circuit that demonstrates the operation and connection of various electrical components. The schematic diagram of the project work is shown in Fig 5.5. Fig 5.6 shows the layout design of proposed project.



Fig 5.5 Schematic Diagram of Proposed Project Using Proteus Software



5.3 Hardware Implementation

Fig 5.7 and Fig 5.8 shows the hardware implementation of the proposed work under no load condition with input supply voltage of 9.1 V.



Fig 5.7 Hardware Implementation of Proposed Project.



Fig 5.8 Hardware Implementation of Proposed Project Under No Load

Fig 5.9 shows the hardware implementation of the proposed work under load condition with propeller as virtual load and input supply voltage of 11V.



Fig 5.9 Hardware Implementation of Proposed Project with Propeller as Virtual Load

Fig 5.10 and 5.11 depicts gate signal at 40% duty cycle applied to high side MOSFETs and low side MOSFETs



Fig 5.11 Low Side Gate Signals at 40 % Duty Cycle

M.Tech, 4thsem (Power Electronics),EEE Dept., RVCE, Bengaluru.

Fig 5.12 and 5.13 depicts gate signal at 90% duty cycle applied to high side MOSFETs and low side MOSFETs. And Fig 5.14 shows the line to line voltage across the BLDC motor.



Fig 5.12 High Side Gate Signals at 90 % Duty Cycle



Fig 5.13 Low Side Gate Signals at 90 % duty cycle



Fig 5.14 Line to Line voltage across the BLDC motor

M.Tech, 4thsem (Power Electronics), EEE Dept., RVCE, Bengaluru.
5.4 Summery

In this chapter the simulation and hardware implementation of proposed prototype under no load and load conditions were studied in brief. The waveforms of gate pulses at different duty cycle applied to high side and low side MOSFETs were measured. Line to line voltage across the BLDC motor was also measured.



CHAPTER 6

RESULTS AND DISCUSSION

This chapter briefly discusses about the simulation and hardware results of the proposed three phase inverter using Hysteresis current controller. Also it discusses the results obtained in the hardware implementation of system.

6.1 Simulation Results

Table 6.1 shows the simulated results of speed in RPM and settling time

| Set Speed in RPM | Output Speed in RPM | Settling Time |
|------------------|---------------------|---------------|
| 200 | 200 | 4 sec |
| 400 | 400 | 16 sec |
| 600 | 600 | 16 sec |
| 800 | 800 | 18 sec |
| 900 | 895 | 20 sec |
| 1000 | 1000 | 20 sec |
| 1200 | 1200 | 25 sec |

Table 6.1: Speed Vs Settling Time

6.2 Hardware Results

6.2.1 Under No Load

Table.6.2 Representation of theoretical and observed input DC voltage, DC current, line voltage and R,Y, B phase currents under no load

| Input | Input | Theoretical | Observed | Current | Current | Current in |
|---------|---------|--------------|----------|---------|---------|------------|
| DC | DC | Line voltage | Line | in R | in Y | B phase |
| voltage | current | To. | voltage | phase | phase | 1 |
| 9V | 0.27A | 4.05 V | 2.7 V | 0.17 A | 0.05 A | 0.043 A |
| 10V | 0.42 A | 4.50 V | 3.5 V | 0.09 A | 0.09 A | 0.24 A |
| 11V | 0.7 A | 4.95 V | 4.2 V | 0.233 A | 0.116 A | 0.117 A |
| 12V | 0.9 A | 5.40 V | 5 V | 0.119 A | 0.45 A | 0.12 A |

6.2.2 Under Load at 9V supply

| Table.6.3 Representation of theoretical and observ | ved input DC voltage, DC current line voltage |
|--|---|
| and R, Y, B phase cur | rents at 9V supply |

| | Speed | | | |
|-----------------|-------|--------|--------|--------|
| I_load (Amps) @ | in | Ir | Iy | Ib |
| 9 V Supply | RPM | (Amps) | (Amps) | (Amps) |
| 0.48 | 3010 | 0.20 | 0.10 | 0.19 |
| 0.54 | 3420 | 0.54 | 0.16 | 0.18 |
| 0.77 | 4000 | 0.77 | 0.44 | 0.19 |
| 0.97 | 4400 | 0.97 | 0.215 | 0.186 |
| 1.4 | 4960 | 1.2 | 0.254 | 0.244 |
| 1.5 | 5500 | 1.5 | 0.542 | 0.688 |
| 1.84 | 6040 | 1.84 | 0.31 | 0.78 |
| 2 | 6500 | 0.586 | 0.552 | 0.674 |

6.2.3 Under Load at 12V supply

Table.6.4 Representation of theoretical and observed input DC voltage, DC current line voltage and R,Y, B phase currents at 12V supply

| | Speed | | | 0 |
|----------------------------|--------------|--------|--------|--------|
| I_load (Amps) @ | in | Ir | Iy | Ib 🦰 |
| 12V <mark>DC sypply</mark> | RPM | (Amps) | (Amps) | (Amps) |
| 0.5 | 3030 | 0.024 | 0.015 | 0.479 |
| 0.6 | 3440 | 0.044 | 0.103 | 0.44 |
| 0.82 | 4030 | 0.459 | 0.127 | 0.142 |
| 1.02 | 4460 | 0.166 | 0.674 | 0.137 |
| 1.3 | 5020 | 0.239 | 0.981 | 0.098 |
| 1.53 | 5 430 | 0.737 | 0.156 | 0.034 |
| 2.2 | 6030 | 0.801 | 1.089 | 0.166 |
| 2.53 | 6400 | 0.72 | 0.53 | 0.166 |

Table 6.2, 6.3, 6.4 shows the theoretical and observed input DC voltage to the BLDC motor, DC current, line voltage and R,Y, B phase currents in amps under no load at 9V, load at 12V supply along with respective speeds in RPM is tabulated. Fig 6.1, Fig 6.2 depicts the graph plotted for speed vs current for the above mentioned table.





Fig 6.2 Speed Vs Current Plot at 12V Supply

M.Tech, 4thsem (Power Electronics), EEE Dept., RVCE, Bengaluru.

In this chapter the simulation results and hardware results of speed vs current under no load and load conditions are tabulated. The three R, Y, & B line currents are measured and tabulated for different input voltages. The tabulated values are plotted in graph for different input voltages.



CHAPTER 7 CONCLUSION AND FUTURE SCOPE

Hysteresis current control (HCC) nonlinear current control has many advantages such as simple structure, fast dynamic response, robustness to the variance of load parameters, and being implemented easily. By using the conventional technique, the ripples are produced in the load current waveform. These drawbacks are overcome by developing a prototype of hysteresis current controller. Hysteresis controller is used to track error between the referred and measured currents. Hysteresis bandwidth is adjusted for error removal in reference tracking.

In order to obtain high quality power, controller with rapid response, less transient time, high tracking ability, less harmonic distortion and smooth sinusoidal output is to be designed. The ripples are produced in the load current waveform. Because of distortion in the load current the power factor will decrease. Hence these drawbacks can be overcome by developing a prototype of hysteresis current controller. As the power factor increases, the power conversion from DC to AC becomes more efficient.

7.1 Conclusion

Hysteresis current controlled method for three phase inverter to drive BLDC motor was designed, simulated and implemented in hardware. The simulation of the speed control of the BLDC motor using hysteresis current controller is simulated in the MATLAB Simulink environment. The main component includes IRF250N MOSFETS, A2212 BLDC motor, ACS712 current sensor and IR2101 gate driver. Propeller was used as virtual load for the BLDC motor. Both no load and under load condition were tested.

- The Hardware implementation of three phase inverter results shows, for input of 12V DC to the three phase inverter, the output of approximately 5.8V AC was produced.
- The three line currents of BLDC motor were tabulated for input voltage of 9V & 12V under load and no load conditions. Graphs were plotted for speed (in rpm) vs load current (in amps) for tabulated values with input voltage of 9V and 12V under load conditions.
- The output voltage and output current obtained were 5.8V and 6A respectively at load. From the results it is observed that the output current increase with increase speed both with and without load.

• It was observed that by using a 8-bit controller like Arduino Uno microcontroller, high precession in current sensing was not able to measure.

7.1 Future Scope

There is scope for future improvement of converter. They are as listed below

- The microcontroller can be further studied for controlling current. 32 bit Microcontrollers like DSP based or FPGA based with high clock frequency can be used to monitor the current precisely.
- In inverter design, MOSFETs with low Rds on and low Qg is preferred for low power loss and high switching frequency.
- Paralleling of switches in the each leg instead of single switch may be done to reduce switching loss.



REFERENCES

- [1] S. K. Chari, R. Dhiman and R. Saxena, "Novel and Robust Hysteresis Current Control Strategies For a BLDC Motor: A Simulation Study and Inverter Design," 2018 2nd IEEE International Conference on Power Electronics, Intelligent Control and Energy Systems (ICPEICES), 2018, pp. 841-846, doi: 10.1109/ICPEICES.2018.8897424.
- [2] T. Nguyen-Van and R. Abe, "New hysteresis current band digital control for half bridge inverters," 2016 IEEE International Conference on Consumer Electronics-Taiwan (ICCE-TW), 2016, pp. 1-2, doi: 10.1109/ICCE-TW.2016.7520958.
- [3] M. H. N. Talib, S. N. M. Isa, H. E. Hamidon, Z. Ibrahim and Z. Rasin, "Hysteresis current control of induction motor drives using dSPACE DSP controller," 2016 IEEE International Conference on Power and Energy (PECon), 2016, pp. 522-527, doi: 10.1109/PECON.2016.7951617.
- [4] J. K. Singh and R. K. Behera, "Hysteresis Current Controllers for Grid Connected Inverter: Review and Experimental Implementation," 2018 IEEE International Conference on Power Electronics, Drives and Energy Systems (PEDES), 2018, pp. 1-6, doi: 10.1109/PEDES.2018.8707755.
- [5] L. H. Pratomo and S. P. Poetra, "Limiting Switching in Hysteresis Control Strategy of Single Phase Full Bridge Current Regulated Inverter," 2021 International Seminar on Application for Technology of Information and Communication (iSemantic), 2021, pp. 383-388, doi:10.1109/iSemantic52711.2021.9573205.
- [6] H. Purnata, M. Rameli and A. K. R. Effendie, "Speed control of three phase induction motor using method hysteresis space vector pulse width modulation," 2017 International Seminar on Intelligent Technology and Its Applications (ISITIA), 2017, pp. 199-204, doi: 10.1109/ISITIA.2017.8124080.
- [7] Muhammad H. Rashid, "Power Electronics Circuit, Devices, and Applications," *Third Edition, New Delhi* (*Prentice-Hall of India Private limited*), 2004.
- [8] Chang-Liang Xia "Permanent Magnet Brushless DC Motor Drives and Control" Published by Wiley 2012
- [9] Sang-Hoon Kim, "Electric Motor Control DC, AC and BLDC Motors" *Published by Elsevier-2017*
- [10] Muhammad H. Rashid, "Power Electronics Handbook Devices, Circuits and Application "Published by Elsevie-2007
- [11] R. Viswadev and V. P. B V, "A Precise Switching Frequency Formulation of Hysteresis Controlled Grid Connected Inverters Considering Non-linear Ripple Current," IEEE Transactions on Industrial Electronics, doi: 10.1109/TIE.2021.3086732.
- [12] U. B. Malkhandale, N. G. Bawane and P. M. Diagavane, "Study of Hysteresis Current Controller for Permanent Magnet Synchronous Motor Drives," 2018 International Conference on Smart Electric Drives and Power System (ICSEDPS), 2018, pp. 334-339, doi: 10.1109/ICSEDPS.2018.8536026.
- [13] A. Usman and B. S. Rajpurohit, "Design and Control of a BLDC Motor drive using Hybrid Modeling Technique and FPGA based Hysteresis Current Controller," 2020 IEEE 9th Power India International Conference (PIICON),

M.Tech, 4thsem (Power Electronics), EEE Dept., RVCE, Bengaluru.

2020, pp. 1-5, doi: 10.1109/PIICON49524.2020.9112895.

- [14] T. Mishra, A. Devanshu, N. Kumar and A. R. Kulkarni, "Comparative analysis of Hysteresis Current Control and SVPWM on Fuzzy Logic based vector controlled Induction Motor Drive," 2016 IEEE 1st International Conference on Power Electronics, Intelligent Control and Energy Systems (ICPEICES), 2016, pp. 1-6, doi: 10.1109/ICPEICES.2016.7853632.
- [15] R. V. Chavali, A. Dey and B. Das, "A Hysteresis Current Controller PWM Scheme Applied to Three-Level NPC Inverter for Distributed Generation Interface," in IEEE Transactions on Power Electronics, vol. 37, no. 2, pp. 1486-1495, Feb. 2022, doi: 10.1109/TPEL.2021.3107618.
- [16] W. Hong, W. Lee and B. -K. Lee, "Dynamic Simulation of Brushless DC Motor Drives Considering Phase Commutation for Automotive Applications," 2007 IEEE International Electric Machines & Drives Conference, 2007, pp. 1377-1383, doi: 10.1109/IEMDC.2007.383630.
- [17] K. V. P. Kumar and T. V. Kumar, "Direct torque control of brush less DC motor drive with modified switching algorithm", IEEE International Conference on Power Electronics, Drives and Energy Systems (PEDES), 2016.
- [18] W. Han, T. Y. Lee, Y. J. Kim and S. Y. Jung, "Comparative analysis on efficiency of brushless DC motor considering harmonic component of phase current and iron loss," 2015 18th International Conference on Electrical Machines and Systems (ICEMS), Pattaya, 2015, pp. 1575-1579.
- [19] A. F. Noor Azam et al., "Current control of BLDC drives for EV application," 2013 IEEE 7th International Power Engineering and Optimization Conference (PEOCO), Langkawi, 2013, pp. 411-416.
- [20] A. Karthikeyan, K. K. Prabhakaran and C. Nagamani, "Four quardrant operation of direct torque controlled PMSM drive using speed loop PDFF controller," 2018 International Conference on Power, Instrumentation.
- [21] S. Faddel, T. Youssef, A. Elsayed and O. Mohammed, "An Automated Charger for Large Scale Adoption of Electric Vehicles," *in IEEE Transactions on Transportation Electrification*, 2018.
- [22] Jianwei Zhang, Haitao Yang, Tianshi Wang, Li Li, David G. Dorrell, Dylan Dah-Chuan Lu, "Field-oriented control based on hysteresis band current controller for a permanent magnet synchronous motor driven by a direct matrix converter", *IET Power Electronics*, 2018, Vol. 11 Iss. 7, pp. 1277-1285.
- [23] S. Buso, L. Malesani, P. Mattavelli, "Comparison of Current Control Techniques for Active Filter Applications," *IEEE Transaction on Industrial Electronics, Vol. 45, 1998, pp.722-729.*
- [24] B. K. Bose, "An Adaptive Hysteresis-Band Current Control Technique of a Voltage-Fed PWM Inverter for Machine Drive System," *IEEE Transactions on Industrial Electronics, Vol. 37, 1990, pp. 402-408.*
- [25] G. Vazquez, P. Rodriguez, R. Ordonesz, T. Kerekes and R. Teodorescu, "Adaptive Hysteresis Band Current Control for Transformerless Single-Phase PV Inverters," *Proc. of 31st Annual Conference on Industrial Electronics IECON 2009, 2009, pp. 173-177.*
- [26] X. Pei and Y. Kang, "Short-circuit fault protection strategy for high power three-phase three-wire inverter," Industrial Informatics, *IEEE Transactions on*, Vol. 8, 2012, pp. 545 –553.
- [27] M. N. Marwali, M. Dai, A. Keyhani, "Robust stability analysis of voltage and current control for distributed generation systems," *IEEE Trans. on Energy Conversion, Vol. 21, 2006, pp. 516-526.*
- [28] M. N. Uddin, Z. R. Huang, and A. B. M. S. Hossain, "Development and Implementation of a Simplified Self Tuned Neuro Fuzzy Based IM Drive," *IEEE Transactions on Industry Applications, vol. 50, pp. 51-59, 2014.*

M.Tech, 4thsem (Power Electronics), EEE Dept., RVCE, Bengaluru.

- [29] M. Sulaiman, Z. Ibrahim, and F. A. Patakor, "Comparison performance of induction motor using SVPWM and hysteresis current controller," *Journal of Theoretical and Applied Information Technology, vol. 30, pp. 10-17,* 2011.
- [30] M. H. N. Talib, Z. Ibrahim, N. A. Rahim, and A. S. A. Hasim, "Comparison Analysis of Indirect FOC Induction Motor Drive using PI, Anti-Windup and Pre Filter Schemes," *International Journal of Power Electronics and Drive Systems (IJPEDS), vol. 4, pp. 219-229, 2014.*



International **TOR** Rectifier

- Advanced Process Technology
- Dynamic dv/dt Rating
- 175°C Operating Temperature
- Fast Switching
- Fully Avalanche Rated
- Ease of Paralleling
- Simple Drive Requirements
- Lead-Free

Description

Fifth Generation HEXFETs from International Rectifier utilize advanced processing techniques to achieve extremely low on-resistance per silicon area. This benefit, combined with the fast switching speed and ruggedized device design that HEXFET Power MOSFETs are well known for, provides the designer with an extremely efficient and reliable device for use in a wide variety of applications.

The TO-247 package is preferred for commercial-industrial applications where higher power levels preclude the use of TO-220 devices. The TO-247 is similar but superior to the earlier TO-218 package because of its isolated mounting hole.



Thermal Resistance

| | Parameter | Typ. | Max, | Units |
|------|-------------------------------------|------|------|-------|
| Rec | Junction-to-Case | | 0.7 | |
| Recs | Case-to-Sink, Flat, Greased Surface | 0.24 | | *C/W |
| Rea | Junction-to-Ambient | | 40 | |

M.Tech, 4thsem (Power Electronics), EEE Dept., RVCE, Bengaluru.

PD - 95007A

IRFP250NPbF

HEXFET[®] Power MOSFET

 $V_{DSS} = 200V$

 $R_{DS(on)} = 0.075\Omega$

 $I_{D} = 30A$



2021-22

IRFP250NPbF

International **TOR** Rectifier

| Electrical Characteristics | | $T_J =$ | 25°C | (unless | otherwise | specified) | ĺ |
|----------------------------|--|---------|------|---------|-----------|------------|---|
|----------------------------|--|---------|------|---------|-----------|------------|---|

| | Parameter | Min. | Typ. | Max. | Units | Conditions |
|--------------------|--------------------------------------|------|------|-------|-------|--|
| VISRIDSS | Drain-to-Source Breakdown Voltage | 200 | | - | V | $V_{GS} = 0V, I_D = 250 \mu A$ |
| AVances/MT) | Breakdown Voltage Temp. Coefficient | - | 0.26 | - | V/°C | Reference to 25°C, I _D = 1mA |
| Rodieni | Static Drain-to-Source On-Resistance | _ | - | 0.075 | Ω | Vqs = 10V, Ip = 18A ③ |
| Vasino | Gate Threshold Voltage | 2.0 | - | 4.0 | V | Vos = Vos. lo = 250µA |
| (Dhu | Forward Transconductance | 17 | - | - | S | Vps = 50V, Ip = 18A @ |
| | Durain to Roussel Looka on Ourset | | - | 25 | | V _{DS} = 200V, V _{GS} = 0V |
| 1068 | Dani-io-Source Datagle Comen | | - | 250 | 1.00 | V _{DS} = 160V, V _{DS} = 0V, T _J = 150°C |
| files - | Gate-to-Source Forward Leakage | - | - | 100 | 10.00 | V _{G5} = 20V |
| 10.95 | Gate-to-Source Reverse Leakage | - | - | -100 | na | V _{GS} = -20V |
| Q ₂ | Total Gate Charge | - | - | 123 | | lg = 18A |
| Q _{qs} | Gate-to-Source Charge | - | - | 21 | nG | V _{DS} = 160V |
| Q _{od} | Gate-to-Drain ("Miller") Charge | - | - | 57 | 2,214 | V _{QS} = 10V, See Fig. 6 and 13 @ |
| teieni | Turn-On Delay Time | - | 14 | - | | V _{DD} = 100V |
| tr | Rise Time | - | 43 | | land. | I _D = 18A |
| t _{elo} n | Turn-Off Delay Time | | 41 | | rig . | $P_D = 3.9\Omega$ |
| 11 | Fall Time | | 33 | - | 1 | Rp = 5.50, See Fig. 10 ® |
| Lo | Internal Drain Inductance | | 4.5 | | | Between lead, 0 6mm (0.25in.) |
| L _B | Internal Source Inductance | | 7.5 | - | nH | from package and center of die contact |
| Cine | Input Capacitance | - | 2159 | | 22.55 | V _{GS} = DV |
| Cose | Output Capacitance | - | 315 | - | pF | V ₀₈ = 25V |
| Cras | Reverse Transfer Capacitance | - | 83 | | | f = 1.0MHz, See Fig. 5 |

Source-Drain Ratings and Characteristics

| | Parameter | Min. | Typ. | Max. | Units | Conditions |
|-------------------|---|------|--------------------|--------|----------|---|
| le. | Continuous Source Current (Body Diode) | _ | - | 30 | | MOSFET symbol showing the |
| lan. | Pulsed Source Current (Body Diode)① | 120 | integral reverse U | | | |
| Vsa | Diode Forward Voltage | - | | 1.3 | V | T _J = 25°C, I _S = 18A, V _{GS} = 0V (i) |
| t _{er} | Reverse Recovery Time | - | 186 | 279 | ns | T _J = 25°C, I _F = 18A |
| Q, | Reverse Recovery Charge | - | 1.3 | 2.0 | μC | di/dt = t00A/µs ® |
| t _{on} : | Forward Tum-On Time | Intr | rinsia tu | m-on t | me is ne | gligible (turn-on is dominated by Ls+Lo) |

Notes:

③ Repetitive rating: pulse width limited by max. junction temperature. (See Fig. 11)

Ø Starting T_J = 25°C, L = 1.9mH R₀ = 25Ω, I_{A3} = 18A. (See Figure 12)

(ii) Pulse width \leq 300µs; duty cycle \leq 2%.

2021-22

International ICR Rectifier

Data Sheet No. PD60043 Rev.O

IR2101(S)/IR2102(S)&(PbF)

HIGH AND LOW SIDE DRIVER

Features

- Floating channel designed for bootstrap operation Fully operational to +600V Tolerant to negative transient voltage dV/dt immune
- Gate drive supply range from 10 to 20V
- Undervoltage lockout
- 3.3V, 5V, and 15V logic input compatible
- Matched propagation delay for both channels
- Outputs in phase with inputs (IR2101) or out of phase with inputs (IR2102)
- Also available LEAD-FREE

Description

The IR2101(S)/IR2102(S) are high voltage, high speed power MOSFET and IGBT drivers with independent high and low side referenced output channels. Proprietary HVIC and latch immune CMOS technologies enable ruggedized monolithic construction. The logic input is compatible with standard CMOS or LSTTL

Product Summary 600V max. VOFFSET

| I0+/- | 130 mA / 270 mA |
|----------------------------|-----------------|
| VOUT | 10 - 20V |
| t _{on/off} (typ.) | 160 & 150 ns |
| Delay Matching | 50 ns |

Packages



output, down to 3.3V logic. The output drivers feature a high pulse current buffer stage designed for minimum driver cross-conduction. The floating channel can be used to drive an N-channel power MOSFET or IGBT in the high side configuration which operates up to 600 volts.

Typical Connection



www.irf.com

M.Tech, 4thsem (Power Electronics), EEE Dept., RVCE, Bengaluru.

International **IOR** Rectifier

Absolute Maximum Ratings

Absolute maximum ratings indicate sustained limits beyond which damage to the device may occur. All voltage parameters are absolute voltages referenced to COM. The thermal resistance and power dissipation ratings are measured under board mounted and still air conditions.

| Symbol | Definition | | Min. | Max. | Units |
|---------------------|--|----------------------|-----------------------|----------------------|-------|
| VB | High side floating supply voltage | | -0.3 | 625 | |
| Vs | High side floating supply offset voltage | | V _B - 25 | V _B + 0.3 | |
| V _{HO} | High side floating output voltage | V _S - 0.3 | V _B + 0.3 | | |
| Vcc | Low side and logic fixed supply voltage | -0.3 | 25 | ľ | |
| VLO | Low side output voltage | -0.3 | V _{CC} + 0.3 | | |
| VIN | Logic input voltage (HIN & LIN) | -0.3 | V _{CC} + 0.3 | | |
| dV _S /dt | Allowable offset supply voltage transient | | - | 50 | V/ns |
| PD | Package power dissipation @ T _A ≤ +25°C | (8 lead PDIP) | - | 1.0 | |
| | | (8 lead SOIC) | - | 0.625 | w I |
| RthJA | Thermal resistance, junction to ambient | (8 lead PDIP) | _ | 125 | *C.W/ |
| | | (8 lead SOIC) | - | 200 | 0/11 |
| TJ | Junction temperature | | - | 150 | |
| TS | Storage temperature | | -55 | 150 | °C |
| TL | Lead temperature (soldering, 10 seconds) | | - | 300 | |

Recommended Operating Conditions

The input/output logic timing diagram is shown in figure 1. For proper operation the device should be used within the recommended conditions. The V_S offset rating is tested with all supplies biased at 15V differential.

| Symbol | Definition | Min. | Max. | Units |
|--------|---|---------|---------|-------|
| VB | High side floating supply absolute voltage | Vs + 10 | Vs + 20 | |
| Vs | High side floating supply offset voltage | Note 1 | 600 | |
| VHO | High side floating output voltage | Vs | VB | v |
| Vcc | Low side and logic fixed supply voltage | 10 | 20 | |
| VLO | Low side output voltage | 0 | Vcc | |
| VIN | Logic input voltage (HIN & LIN) (IR2101) & (HIN & LIN) (IR2102) | 0 | Vcc | |
| TA | Ambient temperature | -40 | 125 | °C |

Note 1: Logic operational for V_S of -5 to +600V. Logic state held for V_S of -5V to -V_{BS}. (Please refer to the Design Tip DT97-3 for more details).

www.irf.com

M.Tech, 4thsem (Power Electronics), EEE Dept., RVCE, Bengaluru.

2021-22

International **10R** Rectifier

IR2101(S)/IR2102(S) & (PbF)

Dynamic Electrical Characteristics

VBIAS (VCC, VBS) = 15V, CL = 1000 pF and TA = 25°C unless otherwise specified.

| Symbol | Definition | Min. | Тур. | Max. | Units | Test Conditions |
|--------|-------------------------------------|------|------|------|-------|-----------------------|
| ton | Turn-on propagation delay | - | 160 | 220 | | V _S = 0V |
| toff | Turn-off propagation delay | - | 150 | 220 | | V _S = 600V |
| tr | Turn-on rise time | — | 100 | 170 | ns | |
| tf | Turn-off fall time | - | 50 | 90 | | |
| MT | Delay matching, HS & LS turn-on/off | _ | _ | 50 | | |

Static Electrical Characteristics

 V_{BIAS} (V_{CC}, V_{BS}) = 15V and T_A = 25°C unless otherwise specified. The V_{IN}, V_{TH} and I_{IN} parameters are referenced to COM. The V_O and I_O parameters are referenced to COM and are applicable to the respective output leads: HO or LO.

| Symbol | Definition | Min. | Тур. | Max. | Units | Test Conditions |
|--------------------|--|------|--------------|----------|-------|-------------------------------|
| VIH | Logic *1" input voltage (IR2101) | | | | | V = 10V/1= 20V/ |
| | Logic "0" input voltage (IR2102) | 3 | - | - | | V _{CC} = 10V to 20V |
| VIL | Logic "0" input voltage (IR2101) | | | 0.8 | * | Vec = 10V to 20V |
| | Logic "1"input voltage (IR2102) | _ | - | 0.0 | | VCC - 10V 10 20V |
| VOH | High level output voltage, VBIAS - VO | — | - | 100 | mV | I _O = 0A |
| VOL | Low level output voltage, VO | — | - | 100 | | I _O = 0A |
| ILK | Offset supply leakage current | — | - | 50 | | $V_B = V_S = 600V$ |
| IQBS | Quiescent VBS supply current | _ | 30 | 55 |] | V _{IN} = 0V or 5V |
| lacc | Quiescent V _{CC} supply current | _ | 150 | 270 | | V _{IN} = 0V or 5V |
| I _{IN+} | Logic *1* input bias current | | 3 | 10 | μΑ | V _{IN} = 5V (IR2101) |
| | | | ³ | 10 | | V _{IN} = 0V (IR2102) |
| I _{IN-} | Logic "0" input bias current | | | 4 | 1 | V _{IN} = 0V (IR2101) |
| | | _ | - | <u>'</u> | | V _{IN} = 5V (IR2102) |
| V _{CCUV+} | V _{CC} supply undervoltage positive going | 8 | 8.9 | 9.8 | | |
| | threshold | | | | | |
| VCCUV- | V _{CC} supply undervoltage negative going | 7.4 | 8.2 | 9 | l v | |
| | threshold | | | | | |
| I0+ | Output high short circuit pulsed current | 130 | 210 | - | | V _O = 0V |
| | | | | | mA | VIN = Logic "1" |
| | | | | | | PW ≤ 10 µs |
| Io. | Output low short circuit pulsed current | 270 | 360 | - | | V _O = 15V |
| | | | | | | VIN = Logic "0" |
| | | | | | | PW < 10 us |

www.irf.com

3

A2212/13T TECHNICAL DATA



| No. of Cells: | 2 - 3 Li-Poly 6 - 10 NiCd/NiMH |
|-------------------------|-----------------------------------|
| Kv: | 1000 RPM/V |
| Max Efficiency: | 80% |
| Max Efficiency Current: | 4 - 10A (>75%) |
| No Load Current: | 0.5A @10V |
| Resistance: | 0.090 ohms |
| Max Current: | 13A for 60S |
| Max Watts: | 150W |
| Weight: | 52.7 g / 1.86 oz |
| Size: | 28 mm dia x 28 mm bell length |

M.Tech, 4thsem (Power Electronics), EEE Dept., RVCE, Bengaluru.

| Shaft Diameter: | 3.2 mm |
|-----------------|-----------------------------|
| Poles: | 14 |
| Model Weight: | 300 - 800g / 10.5 - 28.2 oz |

An small yet powerful motor for planes up to 800 grams (28 oz) using 3 li-poly cells. We suggest propping for around 140 watts continuous power with short bursts up to 180 watts. An excellent higher-powered replacement for geared Speed 400-480 motors in slow-flying or 3D planes that require a larger 10" propeller. Use on sailplanes up to 28 oz, trainers up to 25 oz, aerobatic aircraft up to 18 oz and 3D airplanes up to 15 oz. Recommended prop is 10 x 5 on 3 li-poly cells.

The motor features a 3.2mm hardened steel shaft, dual ball bearings, and has 3.5mm gold spring male connectors already attached and includes 3 female connectors for your speed control. Now includes collet type prop adapter and radial motor mount. Mounting holes have 16mm and 19mm spacing on centers and are tapped for 3mm (M3) screws.

Similar to Welgard A2212-13, AXI Gold A2212/26, Welgard C2830-12, E-Flite Park 400. Great replacement motor for a 1/2A Texaco engine.

2021-22



IO TEST DATA

| Volts | Amps | RPM | |
|-------|------|-------|--|
| 7 | 0.6 | 7380 | |
| 8 | 0.65 | 8460 | |
| 10 | 0.75 | 10500 | |



2021-22

Design and implementation of three phase inverter for BLDC motor using hysteresis current control technique

© 2022 JETIR June 2022, Volume 9, Issue 6

www.jetir.org (ISSN-2349-5162)

JETIR ORG ISSN: 2349-5162 | ESTD Year : 2014 | Monthly Issue JOURNAL OF EMERGING TECHNOLOGIES AND INNOVATIVE RESEARCH (JETIR)

An International Scholarly Open Access, Peer-reviewed, Refereed Journal

Design and Implementation of Three Phase Inverter for BLDC Motor using Hysteresis Current Control Technique

¹D V Manjunathr,²Dr. Anitha G.S., ¹PG Student,² Associate Professor, ¹Electrical & Electronics Engineering, ¹RV College of Engineering, Bengahuru - 560059

Abstract : BLDC motor has high torque-to-speed ratio, wide speed control range, and higher efficiency compared to traditional dc motors, brushless dc motors are widely used in daily life. To manage both its speed and torque, a BLDC motor must be connected to electrical equipment as it cannot be handled manually. For the purpose of producing commutations dependent on the position of the rotor, a three phase inverter is often necessary. The low power factor number is a result of harmonic issues caused by high frequency switching on the inverter side. It is noted that the hysteresis current controller with a speed feedback loop used in this study reduces torque ripples. Simulation is carried out using MATLAB/SIMULINK. In order to drive BLDC motors, a hardware prototype of a three-phase inverter was created. It was tested under load using various input voltages that were within the motor voltage range.

Index Terms - Three phase inverter, BLDC motor, Hall sensor, back EMF, Hysteresis current control.

I. INTRODUCTION

Electric cars use a variety of electric motors, including three phase AC induction motors, switched reluctance motors, brushless DC motors, permanent magnet synchronous motors (PMSM), DC series motors, and brushless DC motors (SRM). BLDC motor is one of these motors widely used in EVs.

In the modern day, brushless motors are far more popular than brushed ones. The applications for both, however, are quite diverse. In many domestic products and autos, brushed direct current motors are still in use. The flexibility to alter the torque to speed ratio, which is exclusive to brushed motors, gives it a strong industrial niche as well. The brushless DC motor is categorized in to out runner BLDC motor and in runner BLDC motor. In the in runner BLDC motor design, the stator is positioned outside, and the motor's rotor is inside. In the out runner design, stator of the motor is positioned inside, while the rotor is outside. It is also known as a hub motor as the wheel is directly attached to the external rotor.

II. HYSTERESIS CURRENT CONTROL METHOD

The block diagram of hysteresis current control of BLDC motor is shown in figure 1. The output current ia, ib, ic of inverter are sensed and compared with reference current ia*, ib*, ic*. Current error signals are then applied to hysteresis current controller, which generates switching signals, to the respective six switches. The ia, ib and ic currents and be measured in two ways. One is by using hall sensors at three terminals of motor. But these hall sensor are to be placed very close to rotor. Another method is by sensorless back EMF method. In Sensorless back EMF method, the real time currents can be measured but it has 30° phase shift.

The width of the hysteresis band, denoted by h, represents the tolerance bandwidth for the controlled current. If the actual current is tries to go beyond the lower tolerance band or higher tolerance band. Gate signals are produced such that switches are triggered in the 120 commutation sequences and no two switches of same leg are triggered at same time.



JETIR2206978 Journal of Emerging Technologies and Innovative Research (JETIR) www.ietir.org j609

M.Tech, 4thsem (Power Electronics), EEE Dept., RVCE, Bengaluru.

© 2022 JETIR June 2022, Volume 9, Issue 6

www.jetir.org (ISSN-2349-5162)

III. SIMULATION ANALYSIS

The figure 2 show the complete MATLAB / simulink model of hysteresis current controlled BLDC motor. Here a DC voltage source is used as constant voltage source for three phase inverter. Three phase inverter is used to drive the BLDC motor.



From figure 3, the signals from the hall sensors are used to measure the back EMF signals. The back EMF signals are multiplied with torque to get the reference current and are compared with actual current ia, ib and ic. The error signal of comparator is sent to Hysteresis block as shown in Fig 4. Based on the output signals of hysteresis block gate signals are produced to trigger the switches of three phase inverter.



Figure 3 Hall sensor signals to measure the back EMF of BLDC motor

JETIR2206978 Journal of Emerging Technologies and Innovative Research (JETIR) www.ietir.org j610

M.Tech, 4thsem (Power Electronics), EEE Dept., RVCE, Bengaluru.

Design and implementation of three phase inverter for BLDC motor using hysteresis current control technique



IV. HARDWARE PROTOTYPE



Figure 6 Hardware prototype of proposed project work

The fig shows hardware prototype of project work which includes three phase inverter, gate driver circuit, and microcontroller to generate PWM signals in left side board. And on the right side board includes BLDC motor, three hall sensors, IR sensor to measure speed and OLED display

V. RESULT

Fig.7 shows the trapezoidal back EMF of BLDC of phase A, phase B and phase C. And Fig.8 shows (a)Speed in RPM (b)Torque in Nm (c) Stator current in C phase



JETIR2206978 Journal of Emerging Technologies and Innovative Research (JETIR) www.jetir.org i611

M.Tech, 4thsem (Power Electronics), EEE Dept., RVCE, Bengaluru.

© 2022 JETIR June 2022, Volume 9, Issue 6

Figure 8(a)Speed in RPM (b)Torque in Nm (c) Stator current in C phase

Table 1 shows the results of hardware implementation of proposed project work. The speed vs current of motor is tabulated, under loaded condition at two different supply voltages.

| | Table 1a | speed vs current at 9V | DC supply | |
|-------------------------------|--------------|------------------------|-----------|-----------|
| I_load (Amps) @ 9 V Supply | Speed in RPM | Ir (Anps) | Iy (Amps) | Ib (Amps) |
| 0.48 | 3010 | 0.20 | 0.10 | 0.19 |
| 0.54 | 3420 | 0.54 | 0.16 | 0.18 |
| 0.77 | 4000 | 0.77 | 0.44 | 0.19 |
| 0.97 | 4400 | 0.97 | 0.215 | 0.186 |
| 1.4 | 4960 | 1.2 | 0.254 | 0.244 |
| 1.5 | 5500 | 1.5 | 0.542 | 0.688 |
| 1.84 | 6040 | 1.84 | 0.31 | 0.78 |

| Table 1b sneed | vs current at | 12V DC | sunnly |
|----------------|----------------------|----------|--------|
| Tunne To sheen | APPENDIAL UNITEDITAL | 10 1 100 | suppy |

| I_load (Amps) @ 12V DC sypply | Speed in RPM | Ir (Amps) | Iy (Amps) | Ib (Amps) |
|----------------------------------|--------------|-----------|-----------|-----------|
| 0.5 | 3030 | 0.034 | 0.015 | 0.479 |
| 0.6 | 3440 | 0.044 | 0.103 | 0.44 |
| 0.82 | 4030 | 0.459 | 0.127 | 0.142 |
| 1.02 | 4460 | 0.166 | 0.674 | 0.137 |
| 1.3 | 5020 | 0.239 | 0.981 | 0.098 |
| 1.53 | 5430 | 0.737 | 0.156 | 0.034 |
| 2.2 | 6030 | 0.801 | 1.089 | 0.166 |

Fig.9 shows the graph plotted for speed vs load current at different supply voltages

JETIR2206978 Journal of Emerging Technologies and Innovative Research (JETIR) www.jetir.org j612

M.Tech, 4thsem (Power Electronics), EEE Dept., RVCE, Bengaluru.



Figure 9 Speed vs load current

VI. CONCLUSION

- 1. A three phase inverter has been designed and simulated to drive BLDC motor in MATLAB simulink and the speed of BLDC controlled .
- PWM signals was experimentally generated using Arduino nano and the current was monitored using ACS716 current sensor.
- A hardware module of 3 phase inverter drive to control speed of BLDC was developed.
 The current through A, B, C phase was measured using ACS716 hall based current sensor.

VIL FUTURE SCOPE

The project can implemented with add on technology to operate electric vehicle more efficiently and to reduce the energy lost and cost of EV:

- The microcontroller can be further studied for controlling current. 32 bit Microcontrollers like DSP based or FPGA based with high clock frequency can be used to monitor the current precisely.
- 2. In inverter design, MOSFETs with low Rds on and low Qg is preferred for low power loss and high switching frequency.
- Paralleling of switches in the each leg instead of single switch may be done to reduce switching loss.

VIII. REFERENCES

- S. K. Chari, R. Dhiman and R. Savena, "Novel and Robust Hysteresis Current Control Strategies For a BLDC Motor: A Simulation Study and Inverter Design," 2018 2nd IEEE International Conference on Power Electronics, Intelligent Control and Energy Systems (ICPEICES), 2018, pp. 841-846, doi: 10.1109/ICPEICES.2018.8897424.
- [2] Miss Manjusha D. Hedau, Mr. K. N. Sawalakhe, Mr. R. G. Shrivastava, 2016, Performance Improvement of BLDC Motor with Hysteresis Current Controller Topology, INTERNATIONAL JOURNAL OF ENGINEERING RESEARCH & TECHNOLOGY (IJERT) IC-QUEST – 2016 (Volume 4 – Issue 30).
- [3] M. H. N. Talib, S. N. M. Isa, H. E. Hamidon, Z. Torahim and Z. Rasin, "Hysteresis current control of induction motor drives using dSPACE DSP controller," 2016 IEEE International Conference on Power and Energy (PECon), 2016, pp. 522-527, doi: 10.1109/PECON.2016.7951617.
- [4] J. K. Singh and R. K. Behera, "Hysteresis Current Controllers for Grid Connected Inverter: Review and Experimental Implementation," 2018 IEEE International Conference on Power Electronics, Drives and Energy Systems (PEDES), 2018, pp. 1-6, doi: 10.1109/PEDES.2018.8707755.
- [5] L. H. Pratomo and S. P. Poetra, "Limiting Switching in Hysteresis Control Strategy of Single Phase Full Bridge Current Regulated Inverter," 2021 International Seminar on Application for Technology of Information and Communication (ISemantic), 2021, pp. 383-388, doi: 10.1109/iSemantic52711.2021.9573205.
- [6] H. Purnata, M. Rameli and A. K. R. Effendie, "Speed control of three phase induction motor using method hysteresis space vector pulse width modulation," 2017 International Seminar on Intelligent Technology and Its Applications (ISITIA), 2017, pp. 199-204, doi: 10.1109/ISITIA.2017.8124080.
- pp. 199-204, doi: 10.1109/ISITIA.2017.8124080.
 [7] R. Viswadev and V. P. B. V. "A Precise Switching Frequency Formulation of Hysteresis Controlled Grid Connected Inverters Considering Non-linear Ripple Current," in IEEE Transactions on Industrial Electronics, doi: 10.1109/TIE.2021.3086732.
- [8] H. Suryoatmojo, F. G. Cladella, V. Lystianingrum, D. C. Riawan, R. Mardiyanto and D. Ariana, "Performance of BLDC Motor Speed Control Based on Hysteresis Current Control Mechanism," 2018 International Seminar on Intelligent Technology and Its Applications (ISITIA), 2018, pp. 147-152, doi: 10.1109/ISITIA.2018.8710910.

JETIR2206978 Journal of Emerging Technologies and Innovative Research (JETIR) www.jetir.org j613

M.Tech, 4thsem (Power Electronics), EEE Dept., RVCE, Bengaluru.

© 2022 JETIR June 2022, Volume 9, Issue 6

www.jetir.org (ISSN-2349-5162)

- T. Nguyen-Van and R. Abe. "New hysteresis current band digital control for half bridge inverters." 2016 IEEE International Conference on Consumer Electronics-Taiwan (ICCE-TW), 2016, pp. 1-2, doi: 10.1109/ICCE-TW.2016.7520958.
 Y. K. Lee, "Torque Ripple and Switching Power Loss Minimization with Constant Band Hysteresis Current Controller for BLDC Motor." 2019 IEEE PES Asia-Pacific Power and Energy Engineering Conference (APPEEC). [9] 2019, pp. 1-4, doi: 10.1109/APPEEC45492.2019.8994737.
- [10] B. P. Kumar and Krishnan C.M.C., "Comparative study of different control algorithms on Brushless DC motors," 2016 B. P. Kumar and Krishnan C.M.C. "Comparative study of different control algorithms on Brushless DC motors," 2016 Biennial International Conference on Power and Energy Systems: Towards Sustainable Energy (PESTSE), 2016, pp. 1-5, doi: 10.1109/PESTSE 2016.7516444.
 Hetal Patel and Hina Chandwani "Simulation and experimental validation of hysteresis current control technique for speed control of brushless DC motor" 2021 IOP Conf. Ser.: Mater. Sci. Eng. 1045 012030.
 Shrey Kevatl , Gaurang Patel2"Close Loop Response of BLDC Motor by using Hysteresis Current Control Technique".2018, doi:10.15680/JJIRSET.2018.0705099
 Hetal Chandwards C. SEEED CONTROL OF DIENCTION MOTOR USENCE INCOMPACTOR CONTROL OF DIENCE INCOMPACTOR USENCE INCOMPACTOR USE

- [13] Vidhya Krishnan GI, C.Hemalatha 2, "SPEED CONTROL OF INDUCTION MOTOR USING HYSTERESIS METHOD", Volume: 03 Issue: 01 | Jan-2016, DOI: 10.1109/PECON.2016.7951617
 [14] Morteza Azadi and Ahmad Darabi, "Speed Control of an Eleven-Phase Brushless DC Motor", 2013, DOI:
- 10.7763/LITEE 2013 V3 338
- [15] M. I. Neacă, "The Matlab-Simulink model for monitoring of the power loss in inverters which supplies a BLDC motor," 2018 IEEE International Conference on Automation, Quality and Testing, Robotics (AQTR), 2018, pp. 1-6, doi: 10.1109/AQTR.2018.8402764.





Design and implementation of three phase inverter for BLDC motor using hysteresis

current control technique



| 8 | Submitted to Manipal University | <1% |
|----|---|-----|
| 9 | S. Sangeetha, R. Mahalakshmi, D. Poornima. "Idvc Based Hysteresis Controller For Three- Phase Induction Motor Drive", IOP Conference Series: Materials Science and Engineering, 2020 Publication | <1% |
| 10 | BYOUNG-KUK LEE, MEHRDAD EHSAN. "Advanced Simulation Model for Brushless DC Motor Drives", Electric Power Components and Systems, 2003 Publication | <1% |
| 11 | grietinfo.in Internet Source | <1% |
| 12 | Submitted to Loughborough College | <1% |
| 13 | Nguyen-Van, Triet, and Rikiya Abe. "New hysteresis current band digital control for half bridge inverters", 2016 IEEE International Conference on Consumer Electronics-Taiwan (ICCE-TW), 2016. Publication | <1% |
| 14 | Xia, . "Realization of BLDC Motor Drives", Permanent Magnet Brushless DC Motor Drives and Controls Xia/Permanent Magnet | <1% |

| 15 | link.springer.com | <1% |
|----|---|-----|
| 16 | Jitendra Kumar Singh, Ranjan K Behera. "Hysteresis Current Controllers for Grid Connected Inverter: Review and Experimental Implementation", 2018 IEEE International Conference on Power Electronics, Drives and Energy Systems (PEDES), 2018 Publication | <1% |
| 17 | Prakash N, Balaji V.R "Three phase voltage source inverters with grid connected industrial application", International Journal of Engineering & Technology, 2018 Publication | <1% |
| 18 | Submitted to Savitribai Phule Pune University Student Paper | <1% |
| 19 | Submitted to University of Stellenbosch, South Africa | <1% |
| 20 | Submitted to University of Warwick | <1% |
| 21 | "Static Compensators (STATCOMs) in Power Systems", Springer Science and Business Media LLC, 2015 | <1% |

Design and implementation of three phase inverter for BLDC motor using hysteresis current control technique

| 22 | Chung-Wen Hung, Jhih-Han Chen, Ke-Cheng Huang. "A correction circuit of Hall-sensor- signal-based speed measurement for BLDC motors", Artificial Life and Robotics, 2012 Publication | <1% |
|----|--|------|
| 23 | Jaehyoung Park, Chiuk Song, Jonghyun Park, Hycksu Kweon, Seungyoung Ahn, Jun Fan, Hongseok Kim. "Modeling and Analysis of High Speed Switching Buck Converter IC for Conducted Emission Estimation", 2020 International Symposium on Electromagnetic Compatibility - EMC EUROPE, 2020 Publication | <1% |
| 24 | KAZRAJI, Saeed Masoumi, KHANABDAL, Saheb, HOLAKOOIE, Mohammad Hosein and SHARIFIAN, Mohammad Bagher Bannae. "A PERMANENT MAGNET SYNCHRONOUS WIND GENERATOR FOR VEHICULAR APPLICATION", İstanbul Üniversitesi, 2014. Publication | <1% |
| 25 | Tanmay Mishra, Ambrish Devanshu, Narendra Kumar, Ashish R. Kulkarni. "Comparative analysis of Hysteresis Current Control and SVPWM on Fuzzy Logic based vector controlled Induction Motor Drive", 2016 [EEE 1st International Conference on Power | <1 % |

| | Electronics, Intelligent Control and Energy Systems (ICPEICES), 2016 Publication | |
|----|--|-----|
| 26 | Adnan Mohammad, Md. Anwarul Abedin, Md. Ziaur Rahman Khan. "Implementation of a three phase inverter for BLDC motor drive", 2016 9th International Conference on Electrical and Computer Engineering (ICECE), 2016 Publication | <1% |
| 27 | Kang Geon II. "The study on BLDC motor compressor using SMC", 2009 IEEE 6th International Power Electronics and Motion Control Conference, 05/2009 Publication | <1% |
| 28 | Subbaraman Srinath, Chandan Kumar, M. P. Selvan. "A simple digital control algorithm for three phase shunt active filter: simulation and experimentation", Frontiers in Energy, 2013 Publication | <1% |
| 29 | Zaiyan Khan, Rishikesh Varvade, Jinan Fiaidhi. "Smart Shoes For Visually Impaired", Institute of Electrical and Electronics Engineers (IEEE), 2020 Publication | <1% |
| 30 | hdl.handle.net | <1% |

| 31 | WWW.asee.org | | | | <1% |
|----------------------|--|-----|-----------------|------------------------------------|-----|
| 32 | Green Energy and Technology, 2015. Publication | | | | <1% |
| 33 | Avi Raja Manjula, P. Palanivel. "Normalized Least Mean Square Based Selective Current Harmonic Elimination in Voltage Source Inverters", International Review on Modelling and Simulations (IREMOS), 2014 Publication | | | alized urrent ce odelling | <1% |
| Exclude | e quotes | Off | Exclude matches | Off | |
| Exclude bibliography | | Off | | | |

2021-22



RV Educational Institutions[®] **RV College of Engineering**[®]

Autonomous Institution Affiliated to Visvesvarava Technological University, Belagavi Approved by AICTE, New Delhi

Go. change the world[®]

Major Project: Phase-II Report

on

DESIGN AND IMPLEMENTATION OF THERMAL MANAGEMENT SYSTEM FOR GASOLINE BASED ENGINE **EXHAUST SYSTEM**

18EPE41

Submitted by **SPOORTHI HB USN: 1RV20EPE16**

Under the Guidance

of

Dr. Hemalatha J.N. Associate professor Dept. of EEE, **RV College of Engineering®** Bengaluru - 560059

Chiranjivi Murala, Senior Engineer, Dept. of EET, Robert BOSCH Engineering and Business solutions. Bengaluru – 560030

Submitted in partial fulfillment for the award of degree

of MASTER OF TECHNOLOGY

in

POWER ELECTRONICS DEPARTMENT OF ELECTRICAL AND ELECTRONICS ENGINEERING



2021-22

RV COLLEGE OF ENGINEERING®

(Autonomous Institution Affiliated to Visvesvaraya Technological University, Belagavi)

DEPARTMENT OF ELECTRICAL AND ELECTRONICS

ENGINEERING

Bengaluru- 560059



CERTIFICATE

Certified that the project work titled "Design and Implementation of Thermal Management System for Gasoline Based Engine Exhaust System" carried out by SPOORTHI HB, USN: 1RV20EPE16, a bonafide student, submitted in partial fulfilment for the award of Master of Technology in Power Electronics of RV College of Engineering[®], Bengaluru, affiliated to Visvesvaraya Technological University, Belagavi, during the year 2021-22. It is certified that all corrections/suggestions indicated for internal assessment have been incorporated in the report deposited in the departmental library. The project report has been approved as it satisfies the academic requirement in respect of project work prescribed for the said degree.

Dr. Hemalatha J.N

Associate Professor, Dept. of EEE, RVCE, Bengaluru –59

Way 0/02/2022 Subramanya Dr. S.G. Srivan

Head of Department, Dept. of EEE, RVCE, Bengaluru–59

Dr. K. N. Subramanya Principal, RVCE, Bengaluru-59 RV COLLEGE OF ENGINEERING BENGALURU - 560 059

Signature with Date

Name of the Examiners

1

RV COLLEGE OF ENGINEERING®

(Autonomous Institution Affiliated to Visvesvaraya Technological University, Belagavi)

DEPARTMENT OF ELECTRICAL AND ELECTRONICS

ENGINEERING

Bengaluru- 560059

DECLARATION

I, SPOORTHI HB, student of fourth semester M.Tech in Power Electronics, Department of Electrical And Electronics, RV College of Engineering[®], Bengaluru, declare that the project titled **"Design and Implementation of Thermal Management System for Gasoline Based Engine Exhaust System"**, has been carried out by me. It has been submitted in partial fulfilment for the award of degree in Master of Technology in Power Electronics of RV College of Engineering[®], Bengaluru, affiliated to Visvesvaraya Technological University, Belagavi, during the academic year 2021-22. The matter embodied in this report has not been submitted to any other university or institution for the award of any other degree or diploma.

20-07-2022

Date of Submission:

Signature of the Student

SPOORTHI HB 1RV20EPE16 Dept. of EEE, RV College of Engineering[®], Bengaluru-560059



Robert Bosch Engineering and Business Solutions Private Limited - (CIN: U72400KA1997PTC023164) 123, Industrial Layout, Hosur Road, Koramangala Bengaluru 560095 INDIA Tel +91 80 6657-5757 Fax +91 80 6657-1404 www.boschindeschware.com

Internship Interim Certificate

Date: 10.01.2022

This is to certify that Spoorthi H B (E.No: 34215590) from R V College of Engineering has carried out an internship on the topic "Electronic exhaust treatment in two wheeler and power sports projects" from 04.10.2021 till date under the guidance of Ravishankar D A R (RBEI/EET1-PS)

Robert Bosch Engineering and Business Solutions Private Limited

pki, BOSCH, APAC, Digitally signed by pki, BOSCH, B, H, Bharath.Kakaiah Date: 2022.01.10 12:23:35 +05'30' Bharath Kakaian Human Resources RBEI
ACKNOWLEDGEMENT

As a part of process in the completion of the Technical Seminar titled "**Design and Implementation of Thermal Management System for Gasoline Based Engine Exhaust System**", I would like to extend my heartfelt gratitude to my guide **Dr. Hemalatha J N**, Associate Professor, Department of Electrical and Electronics Engineering, for positive support leading to the successful completion of the work.

I would like to express my gratitude to **Dr. S G Srivani**, Professor, Head of Department and Associate Dean, P.G. studies, Department of Electrical and Electronics Engineering, RVCE, Bengaluru for her guidance, support and direction.

I deeply express my sincere gratitude to **Dr. Rudranna Nandihalli**, Professor and Head of Department (Retired), Department of Electrical and Electronics Engineering, RVCE, Bengaluru, for his patience, valuable guidance, suggestions, advice and assistance throughout this work. He has been a constant and regular source of encouragement to me during this period.

I owe my deepest gratitude to **Dr. K N Subramanya**, Principal, RVCE, Bengaluru, for his support towards completion of this technical seminar.

I would like to thank all the faculty members and non-teaching staff of the Department of Electrical and Electronics Engineering, RVCE for their constant support.

I would like to thank our parents and friends for their constant moral support.

SPOORTHI HB Power Electronics Dept. of EEE RV College of Engineering®, Bengaluru-59

ABSTRACT

Controlling exhaust emissions from internal combustion engines has emerged as one of the most pressing issues. Breathing difficulties, headaches, persistently impaired lung function, eye discomfort, lack of appetite, and corroded teeth are all possible side effects. The Indian government amended European regulations considering environmental concerns and health risks. To fulfil the impending pollution standards, existing engine technology must be modified, and a better system developed. Exhaust temperature management is the most effective approach for controlling emissions.

The temperature in the exhaust system has a significant impact on emissions since exhaust gas treatment equipment like catalysts, oxygen sensors, and storage catalysts operate only within a narrow temperature range. Catalytic converters, on the other hand, have light-off troubles during cold start and warm-up. Thus, by efficiently managing the exhaust system temperature, emissions are reduced to a given level. Catalytic converters reduce the emissions of CO, HC, NOx, and PM from internal combustion engines, allowing them to satisfy increasingly rigorous emission laws. This is possible with the right catalyst heating techniques controlling the engine parameters such as idle speed, spark ignition timing, engine efficiency, air to fuel ratio, engine torque.

Catalyst temperature is selected based on maximum temperature available. Lambda value is brought into its range 0.9 to 1.1. Camshaft valve angle varies optimally in order to allow the desired value of air and fuel into the combustion chamber. Methods based on engine parameter control, in particular, are simple to apply since they use the key findings, results or outcome of the work including experimental data of the outcome and percentage in terms of working efficiency of the developed product or system.

LIST OF PUBLICATIONS

Publication Type

Journal

Publication Details

SPOORTHI HB, Dr Hemalatha J N, "Methods of Thermal Management of Catalytic Converters in Gasoline-Based Engine Exhaust Systems", International Journal of Emerging Technologies and Innovative Research, ISSN:2349-5162, Vol.9, Issue 7, July-2022, page no.a773-a784.



TABLE OF CONTENTS

| Ackno | wledgement | i |
|---------|--|------|
| Abstra | ict | ii |
| List of | publications | iii |
| Table | of Contents | iv |
| List of | Figures | viii |
| Glossa | ry | ix |
| СНАР | TER 1 | |
| INTRO | ODUCTION | 1 |
| 1.1 | Overview of Project | 3 |
| 1.2 | Specific Details | 3 |
| 1.3 | Literature Review | 4 |
| 1.4 | Motivation | 8 |
| 1.5 | Problem Definition | 9 |
| 1.6 | Objectives | 9 |
| 1.7 | Organization of Report | 9 |
| СНАР | TER 2 | |
| GASO | LINE EXHAUST SYSTEM | 11 |
| 2.1 | Exhaust System | 11 |
| 2.2 | Engine ECU | 16 |
| 2.3 | Gasoline Engines and their Diagnostics | 18 |
| 2.4 | Summary | 19 |
| СНАР | TER 3 | |
| METH | IODOLOGY AND BLOCK DIAGRAM | 20 |
| 3.1 | Methodology | 20 |
| 3.2 | Block Diagram | 21 |
| 3.3 | Summary | 23 |

CHAPTER 4

| SOFT | WARE DESCRIPTION | 24 | | | | |
|------|--|----|--|--|--|--|
| 4.1 | ASCET | 24 | | | | |
| 4.2 | MISRA | 25 | | | | |
| 4.3 | Testing | | | | | |
| 4.4 | System Function Testing | 26 | | | | |
| 4.5 | Unit Reference Testing | 27 | | | | |
| 4.6 | Time partition Testing | 28 | | | | |
| 4.7 | Summary | 29 | | | | |
| СНАР | TER 5 | | | | | |
| САТА | LYST HEATING AND COMPONENT PROTECTION | 30 | | | | |
| 5.1 | Catalyst Heating for Exhaust Management | 30 | | | | |
| | Functionality for Initialization of Exhaust Gas Temperature5.1.1 Control. | 30 | | | | |
| | Functionality for Activation of Exhaust Gas Temperature 5.1.2 Controller | 31 | | | | |
| | 5.1.3 Feedback Control Monitoring Functionality | 31 | | | | |
| | 5.1.4 Open Loop control Calculation Functionality | 31 | | | | |
| | 5.1.5 Inner Loop Control Calculation Functionality | 32 | | | | |
| | 5.1.6 Outer Loop Control Calculation Functionality | 32 | | | | |
| | 5.1.7 Catalyst Heating Due to Cold Start | 32 | | | | |
| | 5.1.8 Catalyst Heating Due to Catalyst Warming | 33 | | | | |
| | 5.1.9 Required Worsening of Engine Efficiency for Catalyst Heating | 34 | | | | |
| | 5.1.10 Desired Lean Lambda During Catalyst Heating | 34 | | | | |
| | 5.1.11 Ignition retardation | 35 | | | | |
| | 5.1.12 Multiple Injection | 35 | | | | |
| | 5.1.13 Lambda Split | 36 | | | | |
| | 5.1.14 Torque Reserve | 36 | | | | |
| | 5.1.15 Increase in Idle Speed for Catalyst Heating | 37 | | | | |
| | 5.1.16 Exhaust Camshaft Adjustment. | 38 | | | | |
| 5.2 | Component Protection for Exhaust Management | 28 | | | | |

| | 5.1.1 | Calculation of Combustion Chamber Lambda for Component Protection | 38 | | | | |
|-------------------|---------------------|---|----|--|--|--|--|
| | 5.1.2 | Torque Limitation for Exhaust Temperature Limitation | 39 | | | | |
| 5.3 | Summa | ry | 40 | | | | |
| СНАР | TER 6 | | | | | | |
| SIMU | LATIO | N RESULTS AND IMPLEMENTATION | 41 | | | | |
| 6.1 | Simula | tion Analysis | 41 | | | | |
| 6.2 | Results | s and Discussion | 42 | | | | |
| 6.3 | Summa | ary | 49 | | | | |
| СНАР | TER 7 | | | | | | |
| CONC | LUSIO | N AND FUTURE SCOPE | 50 | | | | |
| 7.1 | Conclu | ision Siksilaria Sa K | 50 | | | | |
| 7.2 | 7.2 Future Scope 51 | | | | | | |
| REFE | RENCE | S | | | | | |
| APPE | NDIX | | | | | | |
| ANNE | ANNEXURE | | | | | | |
| Plagiarism Report | | | | | | | |
| | | 12 | | | | | |
| | | 52 107 | | | | | |
| | | TUT | | | | | |

LIST OF FIGURES

| Fig.No. | Figure Name | | | | | | |
|---------|--|----|--|--|--|--|--|
| 1.1 | Implementation year of vehicle emission standards and fuel Sulphur content | 2 | | | | | |
| 2.1 | Exhaust system of a passenger car | 12 | | | | | |
| 2.2 | Oxidation Catalyst | 13 | | | | | |
| 2.3 | Particulate filter | 14 | | | | | |
| 2.4 | Schematic representation of EGR system | 15 | | | | | |
| 2.5 | Engine ECU | 17 | | | | | |
| 2.6 | Gasoline and diesel engine | 18 | | | | | |
| 3.1 | Methodology involved in proposed work | 20 | | | | | |
| 3.2 | Block Diagram for proposed work | 22 | | | | | |
| 4.1 | Working of ASC <mark>ET to</mark> ol | 24 | | | | | |
| 4.2 | TPT testing tool | 28 | | | | | |
| 5.1 | Exhaust temperature management system | 31 | | | | | |
| 5.2 | Algorithm for operation of controller for catalyst heating due to cold | 33 | | | | | |
| | start and catalyst heating | | | | | | |
| 5.3 | Algorithm for work flow for controller for worsening of engine | 34 | | | | | |
| | efficiency and ignition retardation | | | | | | |
| 5.4 | Algorithm for controller for idle speed and camshaft adjustment | 37 | | | | | |
| 6.1 | ASCET design | 41 | | | | | |
| 6.2 | Code generated from ASCET | 42 | | | | | |
| 6.3 | TPT test report | 42 | | | | | |
| 6.4 | Graph showing engine in running mode | 43 | | | | | |
| 6.5 | Graph showing time v/s engine speed | 44 | | | | | |
| 6.6 | Graph showing time v/s catalyst brick temperatures | 44 | | | | | |
| 6.7 | Graph showing time v/s maximum temperature of catalyst | 45 | | | | | |
| 6.8 | Graph showing time v/s selection of maximum temperature of catalyst | 45 | | | | | |
| | | | | | | | |

| 6.9 | Graph showing time v/s signal for catalyst heating due to cold start | 46 |
|------|--|----|
| 6.10 | Graph showing time v/s signal for catalyst heating due to catalyst warming | 46 |
| 6.11 | Graph showing time v/s heating mode | 47 |
| 6.12 | Graph output for controller for air charge control actors | 47 |
| 6.13 | Graph output for controller for idle speed | 48 |
| 6.14 | Graph output for controller for lambda coordination | 49 |
| 6.15 | Graph Output for Controller for Setting Maximum Torque During Idle Speed | 49 |



GLOSSARY

| ABS | : | Anti-lock Braking System | | | | | |
|-----------------------------|----------------------------------|---|--|--|--|--|--|
| AUTOSAR : | | Automotive Open System Architecture | | | | | |
| BC | : | Basic Component | | | | | |
| СО | : | Carbon Monoxide | | | | | |
| CO2 | : | Carbon Dioxide | | | | | |
| DOC | : | Diesel-Oxidation Catalysts | | | | | |
| DPF | OPF : Diesel Particulate Filters | | | | | | |
| ECM : Engine Control Module | | | | | | | |
| ECU | 1.0 | Engine Control Unit | | | | | |
| EGR | 12 | Exhaust Gas Recirculation | | | | | |
| FC | Se | Functional Component | | | | | |
| GPF | R | Gasoline Particulate Filters | | | | | |
| HC | : | Hydro Carbon | | | | | |
| HCCI | • | Homogeneous Charge Compression Ignition | | | | | |
| IC | | Internal Combustion | | | | | |
| LTC | 11 | Low Temperature Combustion | | | | | |
| NOx | | Oxides of Nitrogen | | | | | |
| NSC | : | NOX Storage Catalyst | | | | | |
| OBD | : | On-board Diagnostics | | | | | |
| OEM | : | Original Equipment Manufacturer | | | | | |
| PCCI | : | Premixed Charge Compression Ignition | | | | | |
| PCM | : | Power-train Control Module | | | | | |

CHAPTER 1

INTRODUCTION

Nowadays, people utilise cars a lot because they have more mobility that raises their standard of living. Economic growth is significantly impacted by the constant transportation of more and more people and things between different locations. India, the second-largest nation in the world by population, has a diverse economy, one of that is dominated by the transportation industry. According to statistics, the number of vehicles in India has increased by more than 240 percent in the last ten years. Over the next 20 years, it is anticipated that continues to grow at a similar rate. There are adverse consequences associated with this massive pace of automobiles.

The severe environmental risks like climate change, pollution, global warming, decreases crop yields, and threats to living things as a result of an increased dependency on fossil fuels and increased pollution emissions, that eventually leads to an overall ecological imbalance [1]-[4].

All societal growth sectors have better socioeconomic opportunities thanks to increased mobility. Therefore, it is crucial to direct this increase in a way that reduces the negative effects of automotive pollution. As a result, pollution regulations for cars are put up. In India, the initial emission rules went into effect in 1989. The mass emission restrictions for both gasoline and diesel automobiles during the 1990s eventually took the place of these idle emission limitations. The national adoption of these emission limits and deployment of the best emission control techniques have a substantial influence on the environment, the global economy, global warming, and public health.

Conventional pollutants like Carbon Monoxide (CO), Nitrogen Oxides (NOx), Particulate Matter (PM), Hydrocarbons (HC), and other greenhouse gases like Carbon Dioxide (CO₂), Methane (CH4), and others make up the majority of vehicular emissions from Internal Combustion engines. The national adoption of Bharat V/VI standards has the potential to drastically reduce vehicle emissions by 86 percent. Thus, without even mentioning the terrible load of air pollution, the nation is able to fully benefit from the fuel savings provided by the diesel technology [5]-[9].

To obtain high performance and minimal exhaust emissions, it is strongly advised to create engine control systems. An embedded mixed signal system called the engine management system communicates with the engine via a variety of sensors and actuators. It organises, prioritises, and then puts all the needs for the engine into practise. The control strategies are meant to regulate the air-fuel ratio, the ignition, the electronic throttle, the idle speed, the location of the accelerator, etc. By carefully planning and implementing the control system, the engine produces more power [10]-[14].

There is a lot of money invested in the pursuit of greener fuels and cars. The cost of diesel and gasoline fuels are most likely increasing by around Rs. 0.30 to 0.44 per litre if ultralow sulphur fuels with less than 10 ppm of sulphur are supplied. In addition, because after treatment devices must be installed to meet the strict emission rules, the price of automobiles is increased as a result of these standards. Figure.1.1 displays the year during car emission rules went into effect as well as the sulphur percentage of fuel. The majority of the technologies utilised to lower emissions also improves fuel efficiency. As a result, fuel consumption are reduced, that are going to increase the cost-effectiveness of using technology.

| | 1 | 015 2016 | 2017 | 2018 | 2019 | 2020 | 20215 | 2022 | 2023 | 2024 | 2025 |
|--------------------|-------|----------|------|------|------|------|-------|------|------|--------------|--------|
| Fuel Sulphur conte | ent 2 | 5 50 | | | | | 10 | 2 | | | |
| (ppm) | | ? / [| | | T | 7 | | US | | | |
| LDV Emission | | BS Va | BS | Vb | | BS | VI | | EU | RO 7/ US | tier 3 |
| standard | | | | | | | | • | | | |
| HDV Emission | | BS | Ý | | | BS | VI/ | | EU | RO VII/J | S2010 |
| standard | | 1 | | | | | 2 | 2/ | | | |
| 2/3 Wheeler Emiss | ion | J'BS | W.T. | DI | TT | T BS | W/ | | | BS VI | |
| Standard | | | 1 | IL | 1 | / | | | | | |

Figure.1.1. Implementation Year of Vehicle Emission Standards and Fuel Sulphur Content

It is necessary to update the current engine technology and create a better system in order to comply with the impending emission regulations. The best method for reducing emissions is through exhaust temperature management. Since exhaust gas treatment components like catalysts, oxygen sensors, and storage catalysts only function within a narrow temperature range, exhaust system temperature has a significant impact on emissions. Therefore, the emissions are reduced to a considerable extent by effectively regulating the exhaust system temperature. The main prerequisite for carrying out all the requirements is engine torque. The study gathers information to adapt an existing functional component to improve auto emissions control by controlling exhaust temperature [14]-[18].

1.1 **Overview**

Thermal management's goal is to quickly raise the catalysts' temperature to an appropriate level and keep it there in order to ensure the best possible conversion of exhaust emissions. A variety of various heat-up measures are feasible, depending on the individual system setup, boundary conditions or limits, and calibration of the heat-up approach. Here are a few key heatup strategies:

- Request heat up operation mode with tailored injection pattern. Increased idle speed to improve exhaust mass flow over the catalyst.
- Late ignition timing to increase exhaust temperature and mass flow. •
- To enable exotherm reaction on catalyst, rich combustion lambda set point in • combination with secondary air is used.
- To enable exotherm reaction on the catalyst, request cylinder lambda split strategy (e.g., 2 cylinder rich / 2 cylinder lean.
- Disable the fuel cutoff in cold weather to prevent further cooling.

In addition to calculating the heating requirement, the heating strategy also considers technical and physical constraints as well as optimization criteria for the various emission components. A reactivation of the heat up steps must be ensured in the event of insufficient catalyst temperatures, such as cooling out or stopped heating.

Fuel consumption and CO₂ emissions are directly impacted by the temperature state of the exhaust catalysts, as well as exhaust emissions. TUTIO

Specific Details 1.2

Temperature details : Catalysts usually convert harmful emissions only during their temperature reaches certain thresholds, i.e., the so-called light-off temperature, which is normally around 250-300 °C for TWCs. Hence, high levels of exhaust emissions are transferred into the atmosphere during the exhaust temperature is low, during the engine cold start or warm up phases, in which the catalyst is not fully operational.

Emission standards : Notorious pollutants emitted by internal combustion engines are carbon dioxide (CO₂), carbon monoxide (CO), oxides of nitrogen (NOx) and hydrocarbons. The direct injection petrol engines also emit carbon soot and particulate matter (PM). The permitted levels for harmfull gases is as follows; CO(1000 mg/km), HC (100mg/km), NOx (60mg/km), PM (4.5 mg/km).

Lambda value : Lambda value that is the ratio of air to fuel ratio actual to stoichiometric value. The stoichiometric value should be equal to 14:7 for gasoline based engine exhaust emissions. The lambda value should be the range of 9.9 to 1.1. Ideally lambda value is equal to unity.

1.3 Literature Survey

The literature on catalyst thermal management is reviewed in detail, with the goal of drastically reducing light-off time and emission concentrations using optimal heating methods. Methods based on engine parameter control, in particular, are simple to apply since they do not necessitate the use of additional heating equipment. They have good performance in terms of reducing catalyst light-off time, but they have substantial fuel penalties due to heat loss and unburned fuel. Other thermal management technologies, such as those based on burners, reformers, and electrically heated catalysts, need the installation of extra equipment but provide flexibility in the placement and intensity of heat injection, which can efficiently limit heat loss in the tailpipe [1].

A spark-ignited (SI) engine's air-fuel ratio (AFR) imbalance diagnosis is shown. One or more cylinders' air to fuel ratios diverge from those of the other cylinders because of cylinderspecific issues, air to fuel ratio imbalance arises. It results in the key emission control system of a spark-ignited engine, accurate air to fuel ratio management, failing. As a result, the California Air Resource Board (CARB) has implemented the legislative requirement to identify severe air to fuel ratio imbalances that cause tailpipe emissions to exceed the relevant emissions levels. The time-varying harmonic signal estimation-based AFR imbalance diagnostics are created with this objective in mind. The time-varying notch filter (TV NF) and the adaptive Kalman filter (AKF) are the two filters used. The time-varying harmonic signal estimationbased AFR imbalance diagnostics are created with this objective in mind. To estimate the imbalance signal, two distinct filters-the time-varying notch filter (TV NF) and the adaptive Kalman filter (AKF)—are applied to the outputs of exhaust gas oxygen (EGO) sensors, such as heated exhaust gas oxygen (HEGO) and universal exhaust gas oxygen (UEGO) sensors. Realtime AFR imbalance diagnosis is done by monitoring the diagnostic metric based on the filter utilised. The turbo-charged SI natural gas (NG) engine is used as an example to demonstrate the effectiveness of the proposed diagnostics [2].

It is described to use the Smooth Super-Twisting Algorithm (SSTA) to adjust the air-tofuel ratio (AFR) of a gasoline engine. Controlling the air-to-fuel ratio has remained a crucial issue in order to save calibration effort and meet performance standards. It is crucial to run a gasoline engine at the desired air-to-fuel ratio since a three-way catalytic converter operates at its best around the stoichiometric value of air-to-fuel ratio. The main cause of the air-to-fuel ratio's departure from the ideal stoichiometric value is the discrepancy between the actual and desired fuel mass flow rates. A self-converging and reliable Smooth Super-Twisting Algorithm-based controller is therefore suggested. The air-to-fuel ratio of Spark Ignition (SI) has been managed using Mean Value Engine Model (MVEM). The proposed controller's performance has been examined by varying the fuel delivery subsystem's characteristics. The results of the simulation demonstrated that the chattering effect has been significantly diminished during keeping model error robustness [3].

To lower the nitrogen oxides and solid particles in the exhaust of marine diesel engines, the overall design concept of the exhaust intelligent emission reduction control system was accomplished. The hardware structure design and model selection of the marine diesel engine exhaust intelligent emission control system are finished in accordance with Tier III emission regulations and marine diesel engine exhaust. In this study, the related model prediction method is built to make sure that the emission of the control system matches the demands of nitrogen oxide conversion rate and ammonia gas escape quantity simultaneously. The control system created in this study successfully meets the emission criteria of Tier III standards, as demonstrated by the analysis of experimental findings. The information presented in this study is used in the shipping industry to meet Tier III standards' requirements and get ready for stricter emission rules [4].

The study's findings on a turbocharged engine with an EGR (exhaust gas recirculation) system are presented in the report. The results show that high gaseous fuel energy shares are used during yet maintaining high engine overall efficiency and noticeably lowering particulate matter emissions. Additionally, it was discovered that adding an exhaust gas recirculation system cause a noticeable reduction in NOx emissions [5].

OBD (On Board Diagnostics), one of the key tools used for pollution management in modern cars, is covered. During a system or component is out of compliance, OBD generates fault codes. Commercially available tools retrieves problem codes from the OBD, but they only give engineers a small amount of basic data. These tools are of the "black box" variety and offer very little customization. Additionally, these diagnostic instruments have extremely little data storage space. This article provides information on a new OBD scanning tool that was built inhouse. It is versatile, time-consuming, cost-effective, and has a big storage capacity, giving engineers total access. [8].

Engine management systems are introduced to achieve high performance, low fuel consumption, and low exhaust emissions. It is an embedded mixed-signal system that communicates with the engine using a variety of sensors and actuators. Additionally, it has an algorithm for controlling the engine's air-to-fuel ratio, ignition, electronic throttle, idle speed, etc. Superior output results from the control system in EMS being designed and implemented effectively. Because the functions involved in an engine control system are so complicated, designing one is a highly difficult process. The key advancements in SI engine control system techniques are summarised in this study, along with assessments of some of the fundamental engine management system control modules [9].

In order to manage combustion, this research introduces a possibly affordable oxygen sensor. The reexamined Nernst equation is the foundation of the operating theory. The sensor features a heater to activate the chemistry within the solid electrolyte that is made of yttrium doped zirconia. Contrary to the well-known oxygen lambda sensor, the apparatus functions as a wide band sensor and does not require a reference gas to function [10].

For increased engine efficiency, the vehicle industry makes considerable use of electronic components. In internal combustion engines, the engine control unit accurately manages the spark advance and injection timing to enhance driving comfort and hence cut fuel consumption. This study examines the architecture of duties for a single-cylinder engine to create an automotive engine control unit. High-level abstract flowcharts for the algorithms are suggested. The findings are used to the firmware construction of an electronic control unit, and experimental findings are also provided to support the theoretical framework by employing a microcontroller. The primary duties of the engine control unit are to guarantee proper fuel injection and ignition of the mixture in the cylinder at the appropriate crank angle. Additionally, the piston position must be synced with the engine control unit. The methodology is further altered to account for additional sensors and various cylinders [11].

In a diesel hybrid electric vehicle (HEV) offer a system for reducing the nitrogen oxides (NOx) emissions that regulates the dynamics of the engine by employing the electric motor to maintain the wheel torque demand. The tactic is paired with a static EMS and put into practise on a platform that uses software-in-the-loop and has a comprehensive engine model with NOx forecast capabilities. With only a small increase in fuel consumption, this model-based approach to transient engine torque limitation enables a large reduction in NOx. The operating ranges for diesel engines where efficiency is at its highest and NOx emissions are at their lowest are typically not the same. Keeping the trade-off between fuel use and NOx emissions to a minimum prevents NOx emissions from rising. An estimation of the transient component is also

included for engine driving cycles, along with a brief analysis of the transient NOx emissions issue [13].

A superior after-treatment system was created to meet the forthcoming emission standards. After-treatment systems are more expensive and take up more room. In order to reduce emissions, in-cylinder methods are chosen. To meet the upcoming emission standards, numerous in-cylinder solutions in conjunction with emission gas recirculation systems have been developed. Modern combustion techniques could aid with engine performance and exhaust pollution reduction. The performance and emission characteristics of diesel engines are thoroughly reviewed in this work. The effectiveness of in-cylinder and after-treatment solutions to lower emissions in CI engines has been examined [14].

The fuel efficiency enhancement makes IC engines use less gasoline that is a potential upgrade that lowers exhaust emissions. An extensive mathematical engine model is presented, and a parametric analysis is done to determine the impact of various parameters on efficiency. The fundamental and basic factors are the geometrical dimensions of the engine bore and stroke. Significant changes in efficiency is made by changing their values. In addition to increasing thermal efficiency, compression ratio is another factor that enhances brake power. The created method aids in efficiency optimization analysis judgments and decreases the cost and testing time for engines.

The design and implementation of a flexible automated Hardware-in-the-Loop (HIL) test environment that makes it easier to create control algorithms and calibrate and verify cuttingedge sensors and ECUs is discussed. Along with comfort and environmental issues, safety is of utmost importance in automobiles. As a result, electronic control units (ECU) and different sensors are becoming increasingly complicated. Thus, creating innovative control algorithms and economical verification methods becomes a crucial concern. The environment simulates the dynamic behaviour of the cars that shortens the time needed for development and testing and does away with the need to use pricey real vehicles for those purposes.

There are some existing verification and test systems that are used for unique t A model that captures the cycle-to-cycle transient behaviour of in-cylinder state variables is presented. Due to the cycle-to-cycle coupling brought on by the imbalance of cyclic combustion, regulating the cycle-to-cycle transient characteristics of the mass of air, fuel, and burned gas is a crucial challenge in 4-stroke combustion engines. To describe the transient behaviour of engine phenomena on a cycle basis, a physical model has been constructed. The engine performance, including the air fuel ratio, torque generation, and other factors, are impacted by

this cyclical change. As the amount of leftover gas in the engine cylinders grows, engine performance declines. However, it reduces the emission as NOx levels in the cylinder drop as the temperature inside the cylinder drops like the creation or verification of a particular sensor and ECU [16]. In this work, a system is treated as a time-varying linear system with total fuel mass, residual unburned air, and burnt gas mass as the state variables. [17].

Different suppliers create vehicle management systems with the use of electronics to suit incredibly complex needs. Engine Management System emerging technologies demand a number of ways to shorten the overall time for verification with high quality testing. It takes time to analyse and decode data, especially for extremely complex and essential systems. Data for a single complex output signal are first analysed and decoded. Second, a detailed explanation of the analysis and decoding of all engine synchronous or task synchronous complicated output signals with many dependencies is provided [18].

1.4 Motivation

0.642

The ever-increasing transportation of people and things across numerous locations has a significant impact on economic progress. India, the world's second most populous country, has a diverse economy, with transportation being a key component. According to statistics, the number of automobiles in our nation has increased by more than 240 percent in the last decade. This is predicted to continue increasing at a similar rate over the next 20 years. This high car rate has negative consequences. These include severe environmental risks such as climate change, pollution, global warming, poorer agricultural yields, and threats to living creatures as a result of increased dependency on fossil fuels and increased pollution emissions, it finally results in total ecological imbalance.

Major automotive emissions from internal combustion engines include traditional pollutants such as carbon monoxide (CO), nitrogen oxides (NOx), particulate matter (PM), and hydrocarbons (HC), as well as greenhouse gases such as carbon dioxide (CO₂), methane (CH4), and others. The implementation of Bharat V/VI standards across the country reduce automotive emissions by 86 percent. It is very advised to create engine control systems in order to attain high performance and minimal exhaust emissions.

To fulfil the impending pollution standards, existing engine technology must be modified, and a better system developed. Exhaust temperature management is the most effective approach to control emissions. The temperature in the exhaust system has a significant impact on emissions since exhaust gas treatment equipment like as catalysts, oxygen sensors, and storage catalysts operate only within a narrow temperature range. Thus, by efficiently managing the exhaust system temperature, emissions are going to reduced to a specific level.

1.5 **Problem Definition**

To design and simulate a set of controllers that provides diagnostics to fulfil the emission standards set up by the government of India .i.e, to reduce the emission out of the exhaust system. To develop an effective system with careful modifications on the base controller functionality. The modifications mainly focus on the key intermediate emission control parameters that are spark ignition timing, inlet valve opening, outlet valve opening, exhaust gas recirculation, engine efficiency, air charge control actors, air to fuel ratio i.e., lambda value to achieve efficient control of emissions coming out of exhaust tailpipe in gasoline based engine exhaust system. va Sikshana Samit

1.6 **Objectives**

The project's primary goals are to:

- Design a system that decreases exhaust emission by adding a feature to an alreadyfunctioning component to improve component protection through exhaust temperature management.
- To use ASCET software to simulate the designed system. •
- To test the system's improved functioning using TPT software. •

Organization of Report 1.7

The project work is organized in seven chapters

Chapter-1 comprises of a study of the literature done to comprehend the problems with multiple output forward converters and their fixes. It covers the problem definition, the project's goals, the reason for the project's execution, and the approach.

107

Chapter-2 This chapter describes the general layout of the gasoline exhaust system. This chapter provides a thorough understanding of the exhaust system, particulate filters, catalytic converter, engine ECU, gasoline engines, and their diagnostics.

Chapter-3 consists of the suggested block diagram along with a methodology and working explanation.

Chapter-4 provides a description of the simulation tools' software.

Chapter-5 covers component protection and catalyst heating.

Chapter-6 explains the findings of the simulation analysis, results and discussion.

Chapter-7. provides the general finding from the study, as well as an outlook for the future.

References includes the list of references referred in the successful completion of the project.



CHAPTER 2

GASOLINE EXHAUST SYSTEM

The basics of exhaust system are discussed in this chapter. The basics of engine control unit are also discussed.

2.1 Exhaust System

The exhaust system was initially created as a straightforward duct system with the goal of safely transferring the harmful exhaust gases from our car into the environment during also attenuating the noise produced by the engine during combustion. The responsibility of the exhaust system has increased over time. Modern exhaust systems are a crucial component of pollution and combustion control, that reduces noise, limits harmful emissions, and even helps to improve fuel efficiency, power, and subsequently the overall drivability.

The main parts of the exhaust system cooperate to remove emissions, lessen noise, and promote smoother operation of the moving parts. The emission control systems differs depending on the manufacturers and the cars, but they are always created to achieve the same objective and operate according to the same general principles.

The following are the main factors in the design of an exhaust system:

- To achieve maximum efficiency, reduce gas flow resistance to a defined range based on the engine model.
- Reducing exhaust noise to adhere to car norms and standards.
- Leaving enough space between engine parts and the components of the exhaust system to reduce the effects of a high exhaust temperature.
- Making sure the system does not place an excessive amount of weight on engine components, since this could limit the component life.
- Ensuring that the exhaust system's parts effectively reject heat energy.

Figure 2.1 shows Exhaust system of a passenger car. The exhaust system consists of the following: After-treatment tools to reduce the pollutants released, like particulate filters and catalytic converters.

- Mufflers to reduce noise.
- The decoupling components that link the exhaust system to the manifold.
- Hangers and piping.



Figure 2.1: Exhaust System of a Passenger Car.

The "hot end" of the exhaust system is the after-treatment equipment and its piping, during the "cold end" is made up of the muffler and tailpipes. The "down pipe" or "front pipe" that joins the exhaust manifold with the catalytic converter, as well as the pipework between the catalyst and the particle filter, are included in the hot end pipe. The "middle pipe" joins the muffler and the after-treatment system. The components of the exhaust system are exposed to high temperatures that influences the material choice for the exhaust system along with other elements like the need for strength and chemical exposure.

The main part of the exhaust system that collects all the exhaust gases from the combustion chamber to the exhaust pipe is the exhaust manifold that is sometimes mistaken for an element of the engine. The torque and performance characteristics of the engine are greatly impacted by the exhaust manifold design. The flexible joint follows, that lowers engine movement transmission to the exhaust system. It typically sits between the catalytic converter and manifold. As a result, it must tolerate high temperatures and be robust and lasting.

The catalytic converter that is positioned in the exhaust line between the manifold and muffler, is another crucial part of the exhaust system. It makes use of catalyst-acting compounds. Prior to exiting the exhaust system, a catalytic converter causes a chemical interaction between the pollutants in the exhaust, without causing any damage to the pollutants themselves.

During functioning, internal combustion engines typically produce a lot of noise. The mufflers that are used to achieve this noise reduction are expertly made. Mufflers use the idea of reactive silencing, a wave cancellation technology application, to tune out specific frequencies that are unpleasant to our ears. A given range of frequencies are tuned by selecting

the proper design parameters. Since a muffler alone cannot minimize engine noise, the exhaust system also includes supplementary components like resonators. A typical resonator is a muffler-mounted hollow steel tube with a cylindrical shape. Together, they both help to reduce exhaust noise. The tail pipe that is the final component, is intended to provide an enclosed pathway for the exhaust.

Major technologies are used to minimize emissions as a result of more strict emission reduction initiatives. One of them is an oxidation catalyst that cuts CO and HC emissions by more than 90% and harmful HC emissions by more than 70%. Figure 2.2 illustrates the poisonous by-products produced by the oxidation catalyst as a result of the IC engine's inability to produce enough oxygen to oxidize the carbon fuel into carbon dioxide and water. The redox conversion of toxic fuel byproducts into less dangerous compounds occurs in catalytic converters. It is made up of a steel housing, a ceramic or monolith honeycomb interior, and a metallic substrate. Platinum (Pt), palladium, and other metals are combined to form the honeycomb structure that maximizes the surface area for more reaction to occur (Pd) and rhodium (Rh).



Figure. 2.2. Oxidation Catalyst

The catalyst initially starts a reduction reaction to reduce nitrous oxide. The nitrogen atom in nitrous oxide is eliminated as it passes through the Pt and Rh catalyst, allowing free oxygen to produce oxygen gas O2. The nitrogen atom then interacts with other nitrogen atoms linked to the catalyst to produce nitrogen gas N2.

In the second stage, an oxidative catalyst made of Pt and Pd is used to regulate carbon monoxide (CO) and unburned hydrocarbons (HC). Carbon dioxide (CO₂) is created during carbon monoxide (CO) combines with oxygen in the air, and water is produced during hydrocarbons are oxidized (H2O).

Reliable and effective at cutting emissions from gasoline engines are catalytic converters. During catalytic converters are coupled with diesel engines that operate more coolly than gasoline engines, they are less effective. Higher temperatures are ideal for catalytic converter operation. Particles like soot also be produced by diesel engines in near future. Thus, combining a particulate filter and a catalyst cuts down on ultra-fine particle emissions by up to 99 percent.



Figure. 2.3. Particulate Filter

Particulate filters that are placed to comply with particulate emission restrictions (PM). Pictured in Figure 2.3 is a particle filter. Particulate filters eliminate particles smaller than 100 nm that are made up of carbon, ash, and unburned hydrocarbons. Since the filter's capacity is limited, the trapped soot increases the flow resistance, necessitating the need to empty or burn off the soot in order to regenerate the specific filters.

The extra soot particles that gathered in the filter after about 800 to 2000 kilometres of driving are thoroughly burned during the regeneration process. At temperatures above 600°C, the deposited soot is then burned off together with the exhaust fumes. Since this temperature is typically not attained during routine driving, the exhaust temperature is raised through post-injection, delayed main injection, and throttle valve air mass reduction.

The exhaust outlet valve's temperature then rises as a result. The temperature is also raised by the exothermic reaction of unburned hydrocarbons in the oxidation catalytic converter. The particle filter is often placed close to the exhaust manifold and frequently used in conjunction with an oxidation catalyst in order to prevent significant heat loss.

Exhaust gas recirculation (EGR) that reduces the oxygen concentration in the combustion chamber and absorbs heat to effectively decrease NOx emissions. The schematic representation of the EGR system is shown in Figure 2.4. By using the inlet system, it is a technique for returning some of the exhaust gas to the combustion chamber. By providing inert gases to the combustion process and limiting the amount of oxygen present in the incoming air stream, this lowers the peak in-cylinder temperatures. During air oxygen and nitrogen are combined at high temperatures in the combustion chamber that typically happens at peak cylinder temperature, NOx is formed.



Figure. 2.4. Schematic Representation of EGR System

The composition of the gas injected into the cylinder during the engine cycle is changing as a result of the mixing of exhaust gas with the intake air. Significantly less oxygen is present, and more CO_2 and water from burning are produced. The drop in the peak temperature of the diesel combustion flame is the main factor causing the exhaust gas recirculation's NO_x reduction impact. As exhaust gas is combined with oxygen, fuel, and combustion byproducts, the cylinder's specific heat capacity increases and the adiabatic flame temperature decreases. Engine efficiency is raised by an emission gas recirculation that is working effectively.

An essential component of combustion and emission control systems, automotive exhaust systems are made to do one or more of the following: remove solids from exhaust gas, reduce exhaust noise, put out sparks, or provide power for a turbine-driven supercharger. Thus, it is essential for fuel consumption, safety, and the environment that our exhaust system remain in excellent functioning order. The exhaust's resilience is essential [23].

2.2 Engine ECU

0.6Y2

Up until the advent of electronics in the auto industry, cars are thought of as mechanical machines. Every single part of a vehicle, including the engine, windows, brakes, and steering, was mechanically driven on gears using the mechanics concept. However, the inherent limitations and poor accuracy of these mechanical systems led to undiscovered failures and a high risk of harm to the users. These restrictions made it possible for the car industry to innovate more effectively. This finally resulted in the use of electronics in vehicles.

Since its introduction to the automotive industry in 1970, automotive electronic control units (ECUs) have grown to be a significant part. It has been crucial to the evolution of the automobile from a wholly mechanical to an electronic-dominant machine. In order to govern and regulate the functionality, modern cars feature around one hundred embedded or fitted ECUs.

Engine ECU is depicted in Figure.2.5. The ECU is a computer that uses microprocessors and sensor data that are processed to conduct real-time control of a number of actuators. It has internal pre-programmed and programmable chips. For the gearbox, traction control or ABS, body functions, lighting control, AC, engine, air bags, and other sections of the car, there are numerous distinct ECUs. The power train, body control, and chassis system are the three primary units that an automotive ECU is utilised for.



Figure. 2.5. Engine ECU

The ECU is a component of the Power-train Control Module (PCM), is in charge of controlling the combustion process, including opening and closing the inlet or outlet valve in response to input from the accelerator pedal. The ECU regulates the timing of the fuel injection rate and spark ignition. Thus, compared to vehicles with mechanical controls, ECUs produce accurate synchronization and increase power, efficiency, and functionality. The use of sensors has a significant impact on an ECU functioning. The use of sensors has a significant impact on an ECU functioning. The use of sensors has a significant impact on an ECU functioning numerous wires from the sensor to various ECUs for control operations, the ECU shares information with other ECUs using communication network lines. Most vehicles have an ECU that is attached to an OBD (on board diagnostics) connector, and it communicates all diagnostic data to all other ECU modules over this line.

Original equipment manufacturers are in charge of putting emission controls in cars since government regulatory agencies have placed severe limits on the emission levels from vehicles. Without the aid of ECUs and software algorithms, implementing such constraints have been an impossible task. The regulatory agencies reacts to emergency circumstances more effectively thanks to automation. Along with the development of mobile phones, automakers gradually changed the way cars looked by adding web connectivity, smart devices, and navigational controls.

Astonishing amounts of data are processed by an ECU. To obtain maximum performance, a number of operations must be carried out simultaneously. With the aid of sensors, the ECU enables the processing of all the data that the engine receives. The automakers configures the ECU in such a way that some car models have very smooth rides during others

have a more racing-inspired feel. ECU thus enables us to have these two unique traits in a single car. ECUs are periodically reprogrammed to accommodate greater and better performance. Thus, ECU provide a type of performance that makes driving more enjoyable than difficult.

2.3 Gasoline Engines and their Diagnostics

Diesel and gasoline engines are conceptually pretty similar. They are IC engines made to transform fuel's chemical energy into mechanical energy. This mechanical energy is then used to move the pistons up and down inside the cylinders forming a linear motion. The crankshaft that is coupled to the pistons, generates the rotary motion required to turn the wheel forward. Both diesel and gasoline engines use a sequence of explosions or combustions to transform fuel into mechanical energy.

However, the way these explosions take place makes a significant impact. During gasoline is using, air is combined with the fuel before being compressed by pistons and ignited by sparks from spark plugs. In a diesel engine, the fuel is injected after the air has been compressed. Compression warms the air that causes the fuel to ignite. The following are steps in an explosion happening in a gasoline engine:

• Intake stroke: Here, gasoline and air are combined.

• Compression stroke: As the piston rises, the fuel-air combination is compressed.

• Ignition stroke: A spark plug ignites an air-fuel mixture.

• Exhaust stroke: During this motion, the piston rises and forces the exhaust through the exhaust valve.

This strokes are shown in Figure 2.6.



Figure. 2.6. Gasoline and Diesel Engine

For the purpose of controlling the temperature of exhaust gases, many functional components are needed. These include functionality for initialising and turning on the exhaust gas temperature controller as well as functionality for open loop, outer loop, and inner loop calculations. The various functional components send the coordinating function their requests, and the coordinating function activates the various execution functions, then communicate their results to the appropriate functionalities via the catalytic heating activation bits. There are specific capabilities that manage catalyst heating under the catalyst heating. Controllers for engine efficiency degradation, catalyst heating owing to cold starts or catalyst warming up, and desirable lambda coordination are among them. These functions all rely on specific catalyst heating techniques. They are: exhaust camshaft modification, lambda split, multiple injection, torque reserve, and increased idle speed for catalyst heating.

2.4 Summary

In this chapter the basics of exhaust system are analysed. The components of exhaust system are explained. Also its engine control unit is discussed in brief.

cikshana



CHAPTER 3

METHODOLOGY AND BLOCK DIAGRAM

The chapter includes the brief explanation of methodology of the employed in the proposed work. The chapter also briefly explains process flow for the simulation and contains the description of block diagram of the project.

3.1 Methodology

The methodology involved in developing the work is as shown in Figure 3.1



Figure 3.1: Methodology Involved in Proposed Work

A flow diagram is used to explain the overall stages involved in the creation of a functional component. Each functional part of the exhaust management package working is necessary. Whether these packages are created and provided for integration is ensured. At first, a request is got from the OEM for the modification or creation of a useful component. The function developer performs the necessary analysis based on this request, and then construct the feature using specific development tools. The ASCET tool is used in this instance for the simulation. It is a tool that has the ability to automatically document and generate code. Standards set by the automotive sector should be met by this code. Therefore, software warnings need to be checked. Before integration, these warnings must to be eliminated from the functional components. During the feature is prepared, incorporate it into the base PVER and accompanying BC that the customer has provided.

To guarantee that the functionality is provided. The required functions must be rebuilt or altered for the build to succeed if it fails at any point. After the build is finished, the software is tested depending on the changes using testing tools like TPT or LABCAR. If the outcome differs in any way from what was anticipated, restructure the procedure once more and carry it out until the desired outcome is achieved. Following testing, the database is updated to reflect the FC state, and the BC is sent to the requested client for integration into the relevant PVER.

3.2 Block Diagram

Figure.3.2 shows the block diagram of the thermal management scheme.

- **Controller to set the mode of catalyst heating:** The thermal management for catalyst heating is used to warm up a cold exhaust gas system by delivering the signal to additional functionalities to maintain the system's temperature, to desulfurize the NOx storage catalyst, or to start a quick trip at the end of the manufacturing line.
- **Controller to set desired idle speed** : It is used to establish a higher-than-normal idle speed to boost mass flow during the engine is running. As a result, during the engine is idling, the exhaust heats up significantly more quickly. Both hybrid and non-hybrid start-stop systems employ it. It configures the signal to disable the system's stop feature. This is required because, in a cold start heating request, there isn't enough mass flow available during the stop phase to warm up the exhaust system.
- **Controller for worsening of engine efficiency:** It does this by offering a desired delayed ignition angle that delays combustion in the cylinder so that more heat produced is sent into the exhaust system. For diagnostic purposes, the functions also export the

retarded ignition angle. Due to the fact that all cold start heating measures affect emissions, it is necessary to monitor them all, regardless of their effectiveness.

It is especially intended for start-stop projects or hybrid vehicles. For hybrid vehicles, the function requires a torque interval that is greater than the driver's torque requirement. The electrical engine of the hybrid vehicle uses the excess energy produced by the combustion engine to refuel the battery. The exhaust system heats up significantly more quickly due to the combustion engine's additional heat. The exporting priority of the function is applied to the start-stop systems to ensure that the catalyst heating that necessitates the operation of the combustion engine, receives the greatest priority.



Figure. 3.2 Block Diagram for Proposed Work

- Controller to specification of desired factors for air charge contractors: It exports a variety of parameters, including factors for the lambda value, cam shaft intake and outlet valves, and swirl control that are used to gradually enhance or decrease the cold start heating measures.
- **Controller for lambda coordination:** If there is no secondary air pump available, it calculates a desired lean lambda during the catalyst heating, resulting in lower raw

emissions from the engine than with a rich lambda. Because the catalyst is still not converting correctly at the beginning of the cold start heating, it is extremely important to do this to maintain low emissions. The intended lambda is highly rich if a secondary air pump system is provided so that significant amounts of HC remain after combustion to interact with the oxygen from the secondary air pump in the catalyst.

3.3 Summary

The methodology used for thermal management in exhaust system was explained. The block diagram and its working was also discussed.



CHAPTER 4

SOFTWARE DESCRIPTION

This chapter includes the explanation about ASCET software. This chapter also includes the explanation MISRA software. In this chapter also describes various techniques for testing system performance.

4.1 ASCET

Advanced Simulation and Control Engineering Tool is referred to as ASCET. It is a multifaceted and adaptable product family that offers an original approach to the functional and software design of contemporary automotive embedded systems. With a fresh take on modelling, code generation, and simulation, ASCET supports each step of the development process, enabling improved quality, quicker innovation cycles, and lower costs.



Figure. 4.1. Working of ASCET Tool

A tool for creating software for embedded systems that uses both graphical models and textual programming notations is called ETAS ASCET. The proposed function models are converted into extremely efficient and secure embedded C-Code for AUTOSAR applications by the ASCET Code Generator. The ASCET has been created primarily to handle the difficulties in software development for sectors where goods must be produced in large quantities, at a low cost, in compliance with industry standards, and without any flaws.

The ASCET tool enables software developers to create embedded software that is high performing, low overhead, simple to maintain, secure, and safe. High levels of automation enable productive and safe workplaces.

The ASCET tool for Automotive Software Development has the following features:

- Safe Automatic introduction of defensive code, TUV-certified code generation using ISO26262 and IEC61508, and MISRA-C:2012 compliance
- Used for powertrain, driver assistance, battery management, brake systems (such ABS, ESP), ASCET-generated code powers the 450+ million ECUs in use today.
- The 450+ million ECUs in use today are powered by ASCET-generated code, that is used for brake systems (such as ABS, ESP), driver assistance, battery management, and powertrain.
- Quick and effective Real-time static analysis for immediate feedback, quicker code generation
- A variety of testing alternatives, including unit testing, PC-based open-loop simulation, closed-loop simulation, and rapid prototyping
- Embedded Software Development Language (ESDL) that has an abstract data type, easy-to-understand syntax, and object-oriented encapsulation

4.2 MISRA

The Motor Industry Software Reliability Association (MISRA) created a set of software development recommendations for the C programming language specifically for use in safetycritical systems. Its objectives are to make code safety, security, portability, and dependability easier for embedded systems, especially those that are written in ISO C/C90/C99. UK-based MISRA understood that safety is crucial in many aspects of automotive design. They also noted that C was the preferred language for creating such systems. As a result, these systems are susceptible to C's drawbacks. Thus, the company investigated to make C safer. This led to the creation of a set of guidelines known as MISRA-C for the usage of C in automotive-based software. The recommendations are a 70 page document that outline a usable subset of C that stays clear of many of its well-known issues. They got initially published in 1998.

MISRA C includes 127 regulations in all. Of these, 93 are necessary, and the other 34 are recommendations. It's crucial to understand the differences between these two rules. ProcMan offers the tool functionality for examining and testing MSR-based ECU software development. The ECU.WorX development environment includes ProcMan as part of the package and upon installation. Therefore, ECU.WorX needs to be installed to use ProcMan. Key functionalities of ProcMan include:

- Consistency checks
- Completeness checks
- Order checks
- sis Sikshana Samilis Read/write analysis •
- Scheduling editor •

4.3 Testing

Testing is an examination that aims to reveal details regarding a software product's quality. Executing a software system or component is part of testing. Depending on the level of code knowledge, or during the code is known and during it is unknown, there are many forms of testing.

In addition, there are many types of testing based on the complexity of the testing code, including system testing that involves testing multiple functional components, and integrity testing that is done during a new component is added to the system. During a hardware component is incorporated in the testing process, hardware testing is used. During software components are to be tested, software testing is used.

4.4 System Function Testing

System Function Testing (SFT) is a behaviour test of the new and old functions in light of all system function-level requirements. Black Box testing, in that the tester is not aware of the system's internal logic, is a technique used during functional testing.

An extra test for the regression software test technique is the System Function Test. The Unit Reference Test is another component of the regression software testing technique (URT).

The test's goal is to verify that the functional requirements specified at the System Function (SF) level are being implemented correctly.

4.5 Unit Reference Testing

It is typically utilised during a new functional component is created and during a functional component's structural changes comprising elements. As a result of the lower cost of defect repair, it is commonly used. It is code for the single functional component that is being tested in URT is not overly complex, making it simple to debug during a test fails. If the testing is not too complicated, the function developer often handles it. SEDGE and TPT tools are used to test functional components. A stub needs to be implemented that is a piece of code that takes the place of the code from other functionality, during a function depends on other functions. SEDGE is used to put this into practise. For test cases that are implemented from test specifications that relate to functional components, TPT is employing DLL.

PC-based testing, often known as software-in-the-loop, is the testing of software components carried out on a desktop PC without the use of any hardware. As a result of distributed development, fewer test cars, cost- and time-saving desk testing, and model-based software development that necessitates early testing during model design, it becomes more and more crucial.

A programme called ECCo is a component of the PC Based Test Environment (PATE) that pave the way for process tool chain testing on an optional basis. An executable.DLL containing the functionality to be tested is produced by ECCo build. The useful information in the. DLL is scaled at one's desire. It is feasible to develop a. DLL is created from a single functional component, several functional components, a group component, a basic component, or a combination of all of them.

4.6 Time Partition Testing

TPT is a tool for model-based testing that is used for automated embedded system testing, particularly for testing control systems. Applications include:

- PC based testing
- Open and closed loop tests
- Test in vehicle

TPT is certified to do automated tests in vehicles in accordance with ISO 26262 standards. Signal time intervals are used by TPT. The following four test activities are covered by TPT:
- Test case modelling
- Test execution in different environments
- Test result analysis
- Test documentation

Test cases for TPT are built independent of procedure of running. Due to the so-called Virtual Machine concept, the test cases run in nearly any environment. TPT is a comprehensive tool that is used for all testing phases of development, including system testing, regression testing, integration testing, and unit test



Figure 4.2. TPT Testing Tool

The HTML report used by TPT test documentation to show the tester with the results of the test assessment allows for the representation of test results for each test case other than just pure success or failure information. In addition, it is possible to see details like characteristic parameters or signals that got calculated during the test evaluation or seen during the test execution.

4.7 Summary

This chapter explains ASCET software. This chapter explains MISRA software. In this chapter, various techniques for testing system performance are described.



CHAPTER 5 CATALYST HEATING AND COMPONENT PROTECTION

This chapter explains about various strategies that are used in used in designing of thermal management of catalytic converters in order to bring down the exhaust emissions from the gasoline based vehicles.

5.1 Catalyst Heating for Exhaust Management

To comply with the emission regulations, catalytic converters reduce the emissions from IC engines. However, they have issues with light-off during cold starts and engine warm-up that impairs their performance. The issue of light-off and emission concentration is considerably reduced with proper temperature management of the catalyst. This is possible with the right catalyst heating techniques. Methods that depend on controlling engine characteristics are practical because they don't call for additional heating apparatus. The installation of additional equipment that effectively prevents heat loss is one of the other techniques. Materials that hold heat cuts down on fuel use, emission concentration, and catalyst light-off time.

During harmful emissions' temperature reaches a certain point, known as the "light-off temperature," catalyst often converts them. This temperature ranges from 250 to 3000C for TWC. As a result, the toxic pollutants are released into the atmosphere directly at low exhaust temperatures. Because of the inadequate exhaust temperature, the catalyst is not fully functional during the cold-start or warm-up period of the engine. This affects particle filters working. To keep the filter operating at its best, they have regeneration problems. As a result, periodic or continuous renewal is required to remove particles from filters.

In order to lower the emission concentration to acceptable levels, a thorough study on managing exhaust temperature for catalyst heating is conducted. To improve their performance, a variety of catalyst heating functionalities are examined and adjusted in accordance with customer needs and are explained as follows:

5.1.1. Functionality for Initialization of Exhaust Gas Temperature Controller.

The exhaust gas temperature controller function package's initialization is handled by this functionality. It also updates the particle filter's status during turning on the software that

controls exhaust temperature. This FC is where all the initial ECU initialization tasks are carried out.

5.1.2. Functionality for Activation of Exhaust Gas Temperature Controller

This capability regulates the temperature of the exhaust gas emission. Setting the prerequisites for the inner loop, outer loop, and open loop control functions for temperature control is its responsibility. The open loop and closed loop are two separate temperature controllers that are arranged in a cascade. The number of operating modes that are now in use, the mass flow of exhaust gas downstream of the exhaust manifold, the temperature of the catalyst, and other elements are taken into account during activating.

5.1.3. Feedback Control Monitoring Functionality

This FC keeps track of the feedback control for the function that regulates exhaust temperature. It determines whether the inner and outer control loops' reaction times fall within the predetermined range. In the event of a maximum or minimum set value, it also ensures that the set point temperature is set within a certain amount of time. If there is a divergence, it detects it and establish the proper error paths. In order to stop functioning and start substitute reactions, fault identifiers are disabled based on this error path.

5.1.4. Open Loop control Calculation Functionality

In order to control exotherms in the catalyst, a set point fuel amount and temperature for the catalyst are computed based on the inlet temperature. Additionally, based on the mass flow of the exhaust gas, the functionality determines the maximum dosage amount.



Figure. 5.1. Exhaust Temperature Management System

The local distribution of the set point temperature in the catalyst is described by breaking down the temperature calculations into multiple parts. The individual temperature computations are based on balancing a number of heat flows and thermal capabilities. It is shown in Figure 5.1. Considerations include the amount of heat in the exhaust gas, the heat storage capability, the ability of the catalyst to convert fuel, the heat exchange with the environment, and the necessary exothermic increase in energy through chemical reactions within the catalysts.

5.1.5. Inner Loop Control Calculation Functionality

Using post injection and a change in the air mass set point value, this FC regulates the desired upstream temperatures of the oxidation catalyst and the turbocharger in an inner control loop.

5.1.6. Outer Loop Control Calculation Functionality

Using the inner loop control's set point correction and the delayed post injection, the outer loop controller regulates the required upstream temperature of the particle filter. With the aid of the PI governor, it carries out the deviation correction and determines the output values for post injection. For proper operation, the temperature controller functionality and the catalyst heating control functionality must work together.

The NOx storage catalyst is desulfurized, the exhaust system is kept warm, a brief trip is initiated at the end of the production line, and the cold exhaust gas system is heated using the catalyst heating functionality.

The several FCs send the coordinating function their requests, and the coordinating function activates the various execution functions. The execution functions then communicate their output to the respective functionality via the bits for catalytic heating activation.

There are specific capabilities that manage catalyst heating under the catalyst heating. They exist as described.

5.1.7. Catalyst Heating Due to Cold Start

During the engine is started with the catalyst temperature too low to reach the light-off temperature, this functionality asks for catalyst heating. Catalyst heating is accelerated as much as possible by the FC. The catalyst heating is computed during the start phase in dependency on the engine temperature, intake air temperature, shut off time, and altitude because the measured catalyst temperature is unavailable and the modelled temperature is erroneous.

The ambient temperature, intake air temperature, and engine start temperature are approximately equal during the engine is first chilly. During the cold start heating request is set, the catalyst's light-off temperature is then gradually attained based on the catalyst ageing factor. In the meantime, a ratio between the required value for integrated air mass and the integrated air mass quality at engine start is determined. The catalyst heating is started once this ratio exceeds a predetermined threshold, failing that the catalyst heating for cold start scenarios is stopped.

5.1.8. Catalyst Heating Due to Catalyst Warming

In order to heat up the catalyst during long coasting phases, GPF regeneration requests, and during dew point end is not reached, catalyst heating is necessary. Figure 5.2 illustrates the algorithm for the controller's operation for catalyst heating owing to cold start and catalyst warming.

Long coasting conditions could be challenging for a vehicle to handle. Therefore, using an engine dyno that replicates a very long coasting phase, is advised. Here, it must be checked to make sure there are no defects caused by engine temperature. The catalyst is warmed as soon as the catalyst heating request is set to true and all necessary operating parameters are satisfied. Time should be provided to the car in the event that the dew point is high enough to soak, as a cold start is necessary and there shouldn't be any engine temperature or air pressure-related issues.



Figure 5.2. Algorithm for Operation of Controller for Catalyst Heating due to Cold Start and Catalyst Heating

5.1.9. Required Worsening of Engine Efficiency for Catalyst Heating

The catalyst heating by a cold start, the catalyst warm-up, the regeneration request, or the request for an optional secondary air diagnosis all lead to an engine's efficiency degrading. Selecting a late spark timing is a useful strategy for improving engine efficiency. The conversion of the optimal moment that is pre-controlled in the motronic over the air route, also requires a larger air mass. For the torque reserve, the spark needs to be removed later. Figure 5.3 depicts the algorithm for the controller's work flow for the worsening of engine efficiency and ignition retardation.





5.1.10. Desired Lean Lambda During Catalyst Heating

If there is no secondary air pump available, this FC determines the appropriate lean lambda during the catalyst heating that causes the engine's raw emissions to be lower than those with a rich lambda. Since the catalyst is still not properly converting in the beginning of cold start heating, this is very important to keep emissions under control. If the secondary air pump system is present, the required lambda is extremely rich, leaving a significant amount of HC after combustion to react with the secondary air pump's oxygen in the catalyst.

The engine is run after a cold start in such a way that an accelerated catalyst warm-up occurs for reasons related to exhaust gas emissions. The majority of the heat required for this might be provided by thermal exhaust gas energy. The engine must be run as leanly as feasible during the so-called lean warm-up in order to reduce feed gas emissions.

The energy from chemical exhaust gases is another heating strategy that is conceivable. For this, an excessive amount of fuel is used in the engine. Rich exhaust gas interacts in the catalyst or manifold during combined with secondary air. The catalyst is heated using the heat thus created by this oxidation process.

All of these features are created using specific catalyst heating techniques:

5.1.11. Ignition retardation

More heat is released towards the top dead centre during ignition happens earlier in the cycle. The peak cylinder pressure and temperature therefore increases as a result of enhanced ignition timing. NOx generation also increases as combustion temperature rises. As a result, enhanced ignition timing produces increased NO emissions. Engine damage issues and knocking also happens. The peak combustion pressure is lower during the ignition timing is delayed because more burning occurs during the expansion stroke. However, during the temperature of the exhaust gases rises, the engine efficiency declines. Additionally, with delayed ignition timing, a higher HC and CO oxidation rate is achieved with a higher exhaust temperature. As a result, retarded ignition timings produce minimal HC emissions. Workflow for controller algorithm Figure 5.3 illustrates the decrease of engine efficiency and ignition retardation.

5.1.12. Multiple Injection

The multiple injection strategy is a different way to raise the temperature of the exhaust gas. The multiple injection operation's combustion characteristics raise the exhaust gas temperature that results in a purely homogenous operation. Additionally, the divided injection technique improves ignition stability and allows for a certain late ignition angle to heat the catalytic converter.

In a multiple injection operation, the combustion chamber receives the whole amount of fuel that is to be injected into the cylinder throughout the course of an operational cycle in at least two injection phases. Initial homogenous injection takes place during the cylinder's intake stroke in order to effectively disperse the injected fuel quantity across the combustion chamber at a later ignition time. Then, during a subsequent combustion stroke, a second late injection known as a stratified injection is carried out, creating the so-called stratified charge, where the injected fuel is concentrated in the cylinder in the area around the spark plug.

A mixed operation comprising stratified charge and homogeneous charging is represented by a multiple injection operation. In comparison to a completely homogeneous operation, the combustion properties of these systems lead to an increase in exhaust gas temperature and enable late ignition angle. Lean lambda summation is reliably ignited thanks to the rich mixture around the spark plug. Thus, it is preferable to combine both multiple injection and ignition retardation.

5.1.13. Lambda Split

The air-fuel ratio of each individual cylinder is adjusted in the opposite manner as another heating technique known as lambda split. This strategy involves operating some cylinders with a mixture that is richer than the total lambda during operating other cylinders with a mixture that is leaner. Compared to lean mode, partial combustion occurs in the cylinder during it is functioning in rich mode. The downstream catalytic converter is subsequently heated by exothermally converting the non-combusted components with the remaining oxygen fraction of the lean operating cylinder.

The catalytic converter is heated up by the exothermal catalytic conversion of the exhaust gas components that are not converted during the engine's non-stoichiometric combustion process during a significant amount of chemical energy is introduced into the catalytic converter system using this lambda split method. Because of this, it is preferred that the lambda value be controlled throughout the heat-up phase at least to a stoichiometric value of 1. If a catalytic converter that is far from the engine has to heat up quickly, this lambda detuning technique is useful.

5.1.14. Torque Reserve

By adding more fuel and air, one can make up for a torque loss brought on by thermal heating measures. The torque loss can be made up for by increasing the air charge during also reversing the ignition to account for the extra air. There are two types of torque control: air system torque and ignition system torque. The purpose of torque reserve is to maintain a range of torque that is managed by ignition timing without affecting the actual torque. As a result, the torque reserve is applied to the needed torque for the air system rather than the ignition system.

5.1.15. Increase in Idle Speed for Catalyst Heating

A few unique factors need to be taken into account during an automobile engine is operating in idle mode. The driver cannot control the throttle in idle mode by pressing the accelerator pedal. To balance the torques from all applied loads, the engine must create precisely amount of torque is required. run at a constant idle angular speed, together with the transmission, any accessories, internal friction, and pumping torques. As a result of the driver's actions, certain load torques happen. Certain additional load torques, however, happen without a driver command.

The mass flow rate of intake air determines the torque produced by the engine at idle, as it does in all engine operating phases. During the engine is fully warmed up, the electronic fuel control regulates fuel flow to maintain stoichiometry and short regulates fuel to be somewhat richer than stoichiometry during cold starts. The ECU is often designed to run the engine at a set RPM regardless of load during the engine is at idle. It accomplishes this by controlling mass air flow in response to the driver's throttle order. The throttle assembly, with the throttle at a little but non-zero angle, must supply the engine with the air flow necessary to maintain the correct idle RPM.

As an alternative, some engines have a unique air route that skips the throttle plate. An actuator is necessary for both approaches in order for the electronic engine control system to control the idle mass air flow.



Figure 5.4. Algorithm for Controller for Idle Speed and Camshaft Adjustment

5.1.16. Exhaust Camshaft Adjustment.

With the adjustment of the exhaust camshaft, the heat flow is increased even more. The process of the exhaust valve opening as soon as feasible breaks the delayed combustion early, reducing the mechanical work produced even further. The exhaust gas contains the corresponding amount of energy in the form of heat.

Thus, implementing FC during taking these considerations into account effectively improves the catalyst heating qualities, leading to a reduction in exhaust emission. Figure 5.4 depicts the controller's algorithm for controlling idle speed and camshaft adjustment.

5.2 Component Protection for Exhaust Management

Anything that uses energy or work produces heat. The combustion process in a car generates too much heat. Due to component deterioration, this heat has a negative effect on both the engine's performance and the efficiency of emissions. Therefore, specific features that are in charge of thermal management have been designed in order to protect the heat-sensitive parts. For the goal of exhaust management, two distinct features for component protection have been established here.

5.2.1. Calculation of Combustion Chamber Lambda for Component Protection

This FC's activation is dependent on a system constant. Fuel enrichment is used for a predetermined period of time depending on the driver's input and engine speed. Next, the lambda of this function is determined. The set point lambda is calculated for component protection using this lambda value that is also used to regulate other functionalities.

This feature is required because the cylinder inter bore buckles due to thermal warming. Inter bore buckling causes the head gasket to be unable to seal the coolant that ultimately damages the engine and renders it incapable of being started again. As a result, mixture enrichment prevents the cylinder inter bore from overheating.

As a function of the present operating point, the functionality determines the relevant fuel enrichment required to safeguard the temperature between the cylinders. The idea behind its working is that by enhancing the air-fuel mixture, an exhaust gas temperature that is too high is reduced. As a result, more fuel enters the cylinder than necessary for the fuel to burn stoichiometrically. The unburned gasoline then evaporates on the cylinder walls, cooling the wall and lowering the temperature of the exhaust, protecting the exhaust components.

Here, a map that determines the lambda value for enrichment depending on engine speed and relative air charge is used by the functionality to perform fuel enrichment. Only during the simulated temperature surpasses its permissible level and the allowable wait time has passed are these enrichment mechanisms activated. A system constant is used to activate this Lower pass. Upon reaching a critically high component temperature, a filter in the FC gives the option of softening an otherwise sudden change in the enrichment factor.

To avoid the periodic switching of enrichment, temperature hysteresis functionality is activated. Only during all components must be safeguarded are all thresholds used. The corresponding threshold is set to the highest value achievable for noncritical components. As enrichment should not be utilised too late from a thermally non-critical to a thermally crucial zone, the threshold value selection should be evaluated dynamically. Otherwise, the component temperature overshoots. Low threshold values are chosen in this instance.

iksnana

5.2.2. Torque Limitation for Exhaust Temperature Limitation

The exhaust gas temperature is limited by this FC that also regulates the torque limit, protecting exhaust system components from overheating. A torque limit is calculated here based on an exhaust gas temperature sensor or the modelled exhaust gas temperature. The estimated torque limit is then changed into a limitative injection mass. To manage the exhaust gas temperature so that it does not rise above a predetermined maximum temperature set point, a PI controller and pre controller are used to calculate the torque limit.

During employing injection mass limitation that is triggered by a switch, this functionality works in tandem with another FC to limit the temperature. Whether the restriction is caused by injection mass or torque is determined by the switch.

It functions on the basis that a calibrated maximum temperature limit for component safety is deducted from the sensor temperature or the temperature from the model. A PI controller is now activated based on this temperature differential, and its output determines the torque limit. The torque limit is controlled by a pre controller in addition to the PI controller and depends on the engine operation mode. It is possible to switch to a different type of precontroller or select the modelled exhaust gas temperature in the event that the exhaust gas temperature sensor fails.

To prevent torque jumps, the outputs of the PI controller and pre-controller are combined and their gradients are constrained. The minimum torque limitation for engine protection is used in the computation of the torque limit to assure component protection in any circumstance. Then, as an additional interface, the estimated torque limit is transformed into an injection quantity. Here, for this FC, in accordance with the needs of the customer, the filtered exhaust turbine upstream temperature is used for the selection of simulated temperature in order to prevent a sudden increase in turbine temperature that could lead to component damage. The exhaust gas temperature's maximum set point is selected as the PI controller's input.

5.3 Summary

This chapter explains about various strategies that are used in used in designing of thermal management of catalytic converters in order to bring down the exhaust emissions from the gasoline based vehicles.



CHAPTER 6 SIMULATION RESULTS AND IMPLEMENTATION

This chapter explains about the simulation analysis with prototype of designed model. This chapter also explains about results and discussions with output graphs of each of the controllers employed for thermal management of catalytic converter.

6.1 Simulation Analysis

In order to determine whether the temperature management package in the exhaust system complies with the necessary requirements, its functionality was successfully tested. The ASCET simulation programme was initially used to design the functionality. A section of the simulated design is shown in Figure 6.1. The design is depicted in Figure 6.2, serves as the basis for the automated generation of the code. To assure safety, this code is then assembled using the MISRA 2012 standard for the automotive industry. All of the FCs examined in this project's analysis are developed using this code creation procedure.



Figure. 6.1. ASCET Design

Following code creation, the FC is built and merged into the PVER variant. Once the feature construction is complete, The functionality is tested to see if the FC is functioning well or not.

The necessary FC's DLL must be produced in order to do TPT testing. Test scheduler, actual code, and sample test cases are all inputs for the TPT programme.



Figure. 6.2. Code Generated from ASCET

6.2 Results and Discussion

For each modified functionalities test cases are written and are tested. For each of these test cases test reports are also generated as shown in figure.6.3.

TPT Test Case Report: TC2

1 Testinformation

1.1 Report Meta Information

| Test Case Name | TC2 |
|------------------------|--|
| Test Case ID | 277 |
| Test Result | ✓ Passed |
| Execution started | 12:41:45 19.03.2020 |
| Assessment started | 12:41:52 19.03.2020 |
| Duration | 21.058s (execution: 7.325s, assessment: 13.733s) |
| | |
| Test Case Group | <instance 1="" name="">/TA_SW_ZWMINBTS_13</instance> |
| TPT File | zwminbts_urt_tauto.tpt |
| Directory | .\\testdata_Ecco\FUSION_Platform\000Instance_1_name_\001_TA_SW_ZWMINBTS_13\000_TC2 |
| Test Data | Open Test Data |
| | |
| Execution Config | TestSuite_ECCo |
| Platform Config | FUSION Platform |
| Custom Node | \.\.\.\.SEDGe\2019.1.2\ZWMINBTS_tpt_output\ZWMINBTS_tpt.dll Package: miniPST_8.4_MDG_JDP/SEDGe 2019.1.2 // Version: ZWMINBTS/6.10.0;0 // Checksum: 0 |
| Platform Mapping | Interface Import_014 |
| | |
| Test Case Description: | |

Figure 6.3. TPT Test Report

The TPT report provides a summary of all functionality tests carried out. It also shows failing test cases. The signal viewer allows to view each signal as it is displayed in the figures below. Figure 6 shows a graph of an engine in operation. Figure 6.4 displays a graph of time as a function of engine speed. Figure 6.5 depicts a graph of time versus catalyst brick temperatures. Figure 6.6 depicts a graph of time versus the catalyst's maximum temperature. Figure 6.7 shows a graph in that time is plotted against the catalyst's maximum temperature. Figure 6.8 displays a graph of the time v/s signal for catalyst heating brought on by a cold start. Figure 6.9 is a graph displaying the catalyst heating's time v/s signal Figure 6.10 depicts the graph of catalyst warming, Figure 6.11 the graph of time versus heating mode, Figure 6.12 the graph of controller output for air charge control actors, Figure 6.13 the graph of controller output for idle speed, and Figure 6.14 the graph of controller output for lambda coordination. Figure 6.15 displays the output graph for the controller used to set the maximum torque during idle speed.



Figure 6.4. Graph Showing Engine in Running Mode

The figure 6.4 shows the engine running status it shows it is equal to one we check it actually specifies engine is in drive mode.

The figure 6.5 shows the engine speed versus time. The engine speed is varying randomly in accordance with the time. It is according to the driver's desire.



Figure 6.6. Graph Showing Time v/s Catalyst Brick Temperatures

The figure 6.6 shows the temperature of the catalyst bricks. Temperatures are the maximum temperatures that are selected from the catalyst banks. The temperatures of the catalyst bricks are wearing randomly with time.



Figure 6.8. Graph Showing Time v/s Selection of Maximum Temperature of Catalyst

The figure 6.7 shows the maximum temperature for the catalyst heating it is selected among the maximum temperature of the catalyst bricks in the banks of the catalyst.

The figure 6.8 shows the selected maximum temperature for the catalyst heating it is also selected from the maximum temperature of the catalyst bricks available from the previous graph



Figure 6.10. Graph Showing Time v/s Signal for Catalyst Heating Due to Catalyst Warming

The figure 6.9 shows the signal for the catalyst heating for the cold start of the engine the cold start actually happens during the engines starting time so the catalyst needs to be heated during the starting phase of the engine drive mode so the signal is set to one during the starting phase of engine driving mode

The figure 6.10 shows the signal for the catalyst heating for the catalyst warming the catalyst warming should happen during the engine running mode so the signal is set to one during the engine drive mode and it is depicted in the graph



Figure 6.11. Graph Showing Time v/s Heating Mode

The figures 6.11 shows the heating mode of the catalyst that is either the cold start or catalyst warming if the calibration parameter is set to one then the heating mode selected as cold start warming of the catalyst if the calibration parameter is set to two then heating mode is selected as the catalyst warming it happens during the engine drive mode.



Figure 6.12. Graph Output for Controller for Air Charge Control Actors

The figure 6.12 shows the air charge control actor parameters it shows the weighting factor for the camshaft inlet valve and the weighting factor for camshaft outlet valve and the weighting factor for the swirl valve. so that the optimal amount of air and fuel or injected into the combustion to chamber for the proper combustion of the fuel for the reduction of emissions.



The figure 6.13 shows the engine speed and the selection of the maximum idle speed for the worsening of the engine efficiency with the late spark ignition timing. If ignition is sparked lately then there is a sufficient amount of air is injected into the combustion chamber so that the lambda value is varied within it's range of 0.9 to 1.1



Figure 6.14. Graph Output for Controller for Lambda Coordination

The figure 6.14 shows the variation of air to fuel ratio that is lambda value. The lambda value is vary within its range of 0.9 to 1.1. The lambda value is set to its rich value during secondary air injection is not available. The lambda value is set to its lean value during the secondary a injection is not available.





The figure 6.15 shows the torque value that is set during the maximum idle speed the torque is selected in such a way that the torque should be equal to the torques of the friction, torque that is randomly generated from the driver and the torques generated from the other moving parts of the engine.

6.3 Summary

The simulation analysis with prototype of designed model are explained in this chapter. This chapter also explains about results and discussions with output graphs of each of the controllers employed for thermal management of catalytic converter are explained in this chapter.

CHAPTER 7 CONCLUSION AND FUTURE SCOPE

This chapter summarises the conclusion and findings about each of the strategy implemented for thermal management and discusses the potential for further improvement that are implemented for futuristic two wheeler gasoline based engine vehicles.

7.1 Conclusion

Due to the risks that car emissions pose to the environment and human health, strict emission regulatory rules have been put in place. Over the past ten years, India has implemented a number of policies to reduce emissions from the fleet of vehicles. For the engines running normally, a significant reduction in exhaust pollution has already been realised conditions. The important engine-out emissions and poor catalyst performance caused by the low cylinder and exhaust temperatures mean that such emissions during cold start and warm up are nevertheless still considerable. The temperature of the exhaust gas has become a crucial factor in evaluating whether an engine is performing well. In order to reduce cold start and warm up emissions and component protection methods for automotive emission reduction, this project studied thermal management approaches for quick catalyst light-off. By preheating the catalytic converter, thermal management, in contrast to other approaches previously used, resolves the trade-off between energy use and emission reduction.

Emission control is significantly aided by electronic engine control. Modern engines are not able to attain the low emissions levels they do without computerised regulation.

- The engine control system delivers the required amount of air, fuel, and EGR at the required temperature in the required time with the required pressure as per its objective in terms of emissions. Over the course of the engine's lifetime, this control is used to offset the wear and degradation of the engine.
- The engine control management system is a mixed-signal embedded system and communicates with the engine via a variety of sensors and actuators. It organizes all of the engine's requirements, prioritizes them, and eventually implements them.
- The control techniques are designed for air-fuel ratio management, ignition control, electronic throttle control, idle speed control, accelerator pedal position control, and other applications. The control system's successful design and execution results in higher engine output in terms of control of emissions in proper way in order to reduce them.

- Catalyst temperature is selected based on maximum temperature available. Lambda value is brought into its range 0.9 to 1.1. Camshaft valve angle varies optimally in order to allow the desired value of air and fuel into the combustion chamber.
- A thorough analysis of the many functional parts of the exhaust temperature management package was conducted, and a few of these parts are updated to comply with customer-required emission standards.

The electronic control system works in conjunction with the fuel and fuel system, the engine and its combustion system, sensors, and the design and placement of the catalyst and filter to reduce emissions as much as possible. Thus, creating an optimal system enhances engine exhaust emissions for greater compliance with various exhaust legislation, improving the environment and providing health benefits.

7.2 Future Scope.

In the age of hybrid electric vehicles, the gasoline based vehicles are atleast be implemented as part of power trains. So the gasoline based vehicles are to be improvised for their working and functionality.

sikshana

- Future of gasoline vehicles is tending towards reduction of emission to meet the emission standards that are going to be introduced in 2025 specially to reduce the carbon dioxide and unburnt hydrocarbons in order to reduce the environmental emissions.
- In order to meet emission standards of future the engine control unit, exhaust gas recirculation system, needs to be improvised for its functionality.
- Carbon-neutral combustion engine is a pipe dream. The idea is related to synthetic fuels, sometimes known as carbon-neutral fuels, whose production process absorbs CO₂.
- As a result, the greenhouse gas is transformed into a raw material and power generated from renewable sources are going to be used to make gasoline, diesel, and replacement natural gas.
- By about 2025, this is soon going to become a reality that synthetic fuels rendering vehicles fuelled by gasoline and diesel carbon-neutral that significantly reduces global warming.

RFERENCES

- [1] Jianbing Gao, Guohong Tian, Aldo Sorniotti, Ahu Ece Karci, Raffaele Di Palo, "Review of thermal management of catalytic converters to decrease engine emissions during cold start and warm up", Applied Thermal Engineering, Volume 147, 2019, Pages 177-187, ISSN 1359-4311, <u>https://doi.org/10.1016/j.applthermaleng.2018.10.037</u>
- [2] Rolf Isermann, "Engine Modeling and Control", 2014, Page 275, https://doi.org/10.1007/978-3-642-39934-3_5
- [3] Y. Yoon and A. Brahma, "Air-Fuel Ratio Imbalance Diagnostic of Spark-Ignited Engines based on Time-varying Harmonic Signal Estimation," 2018 Annual American Control Conference (ACC), 2018, pp. 3209-3214, <u>https://doi.org/10.23919/ACC.2018.8431761</u>
- [4] R. Anjum, I. Khan, A. Yar and A. I. Bhatti, "Air-to-fuel ratio control of gasoline engines using smooth sliding mode algorithm," 2017 13th International Conference on Emerging Technologies (ICET), 2017, pp. 1-6, <u>https://doi.org/10.1109/ICET.2017.8281731</u>
- [5] S. Liu, S. Yu and L. Zhang, "Design and implementation of marine diesel engine exhaust emission reduction intelligent control system," 2019 34rd Youth Academic Annual Conference of Chinese Association of Automation (YAC), 2019, pp. 724-729, <u>https://doi.org/10.1109/YAC.2019.8787623</u>
- [6] S. Luft and T. Skrzek, "Effect of the exhaust gas recirculation ratio and the energy share of the gaseous fuel on basic operating parameters and exhaust emissions in a dual-fuel compression ignition engine operating on natural gas," 2018 XI International Science-Technical Conference Automotive Safety, 2018, pp. 1-6, <u>https://doi.org/10.1109/AUTOSAFE.2018.8373351</u>
- [7] J. Zhao and J. Wang, "Energy-based and oxygen-based biodiesel blend level estimation methods for diesel engines," 2012 American Control Conference (ACC), 2012, pp. 4975-4980, <u>https://doi.org/10.1109/ACC.2012.6314716</u>
- [8] H. Yu, Y. Liu, J. Li and M. Fang, "Investigations on the Emission Characteristics of China VI Gasoline Passenger Cars," 2020 4th International Conference on Power and Energy Engineering (ICPEE), 2020, pp. 240-245, https://doi.org10.1109/ICPEE51316.2020.9311029
- [9] Ravi, Kulkarni, Prajakta, P. K. Rajani, and Kanupriya Varma. "Development of On Board Diagnostics (OBD) testing tool to scan emission control system." 2016 International Conference on Computing Communication Control and automation (ICCUBEA). IEEE, 2016.
- [10] Ashok, B.S. Denis Ashok and C. Ramesh Kumar. "A review on control system architecture of a SI engine management system." Annual Reviews in Control 41 (2016): 94-118.

- [11] V. Avramescu and M. Gologanu, "Oxygen Sensor for Combustion Control," 2020 International Semiconductor Conference (CAS), 2020, pp. 27-30, <u>https://doi.org/10.1109/CAS50358.2020.9267981</u>
- [12] Mendonça, Lucas S., et al. "Development of an engine control unit: Implementation of the architecture of tasks." 2017 IEEE International Conference on Industrial Technology (ICIT).
- [13] Grondin, Olivier, Laurent Thibault, and Carole Quérel. "Transient torque control of a diesel hybrid powertrain for NOx limitation." IFAC Proceedings Volumes 45.30 (2012): 286-295.
- [14] Brijesh, P., and S. Sreedhara. "Exhaust emissions and its control methods in compression ignition engines: a review." International Journal of Automotive Technology 14.2 (2013): 195-206.
- [15] Ahmad, Farrukh, and M. Salman Siddiqui. "Optimization of an internal combustion engine's efficiency for fuel conservation & green environment." 2014 International Conference on Energy Systems and Policies (ICESP). IEEE, 2014.
- [16] Enisz, Krisztian, et al. "Reconfigurable real-time hardware-in-the-loop environment for automotive electronic control unit testing and verification." IEEE Instrumentation & Measurement Magazine 17.4 (2014): 31-36.
- [17] Kumar, Madan, and Tielong Shen. "Cycle-to-cycle transient model of 4-stroke combustion engines." 2014 4th International Conference On Simulation And Modeling Methodologies, Technologies And Applications (SIMULTECH). IEEE, 2014.
- [18] Bhadani, Nikhil. "Concept of Virtual Engine Control Module for High Quality and Time Efficient Verification and Testing of Powertrain Engine Control Module". No. 2015-01-0170. SAE Technical Paper, 2015
- [19] Serrano, J.R. Imagining the Future of the Internal Combustion Engine for Ground Transport in the Current Context. Appl. Sci. 2017, 7, 1001. https://doi.org/10.3390/app7101001
- [20] Rolf D. Reitz, Ganesh Duraisamy, "Review of high efficiency and clean reactivity controlled compression ignition (RCCI) combustion in internal combustion engines, Progress in Energy and Combustion Science, Volume 46, 2015, Pages 12-71, ISSN 0360-1285, <u>https://doi.org/10.1016/j.pecs.2014.05.003</u>
- [21] Qiang Zhang, Menghan Li, Guoxiang Li, Sidong Shao, Peixin Li, "Transient emission characteristics of a heavy-duty natural gas engine at stoichiometric operation with EGR and TWC", Energy, Volume 132, 2017, Pages 225-237, ISSN 0360-5442, https://doi.org/10.1016/j.energy.2017.05.039
- [22] M.A. Fayad, A. Tsolakis, D. Fernández-Rodríguez, J.M. Herreros, F.J. Martos, M. Lapuerta, "Manipulating modern diesel engine particulate emission characteristics through

butanol fuel blending and fuel injection strategies for efficient diesel oxidation catalysts, Applied Energy, Volume 190, 2017, Pages 490-500, ISSN 0306-2619, https://doi.org/10.1016/j.apenergy.2016.12.102

- [23] Martin Leskovjan, Petr Kočí, Teuvo Maunula, "Simulation of diesel exhaust after treatment system DOC—pipe—SCR: The effects of Pt loading, PtOx formation and pipe configuration on the deNOx performance, Chemical Engineering Science, Volume 189, 2018, Pages 179-190, ISSN 0009-2509, <u>https://doi.org/10.1016/j.ces.2018.05.031</u>
- [24] Yu Jiang, Jiacheng Yang, David Cocker, Georgios Karavalakis, Kent C. Johnson, Thomas D. Durbin, "Characterizing emission rates of regulated pollutants from model year 2012+ heavy-duty diesel vehicles equipped with DPF and SCR systems, Science of The Total Environment, Volumes 619–620, 2018, Pages 765-771, ISSN 0048-9697, https://doi.org/10.1016/j.scitotenv.2017.11.120
- [25] Guohui Zhu, Jingping Liu, Jianqin Fu, Zhengxin Xu, Qiyi Guo, He Zhao, "Experimental study on combustion and emission characteristics of turbocharged gasoline direct injection (GDI) engine under cold start new European driving cycle (NEDC), Fuel, Volume 215, 2018, Pages 272-284, ISSN 0016-2361, <u>https://doi.org/10.1016/j.fuel.2017.10.048</u>
- [26] Mahadevan, S. Subramanian, Experimental investigation of cold start emission using dynamic catalytic converter with pre-catalyst and hot air injector on a multi cylinder spark ignition engine, Technical Paper 2017-01-2367, ISSN 0148-7191. <u>https://doiorg.proxy.lib.umich.edu/10.4271/2017-01-2367</u>
- [27] C.C. Chan, The State of the Art of Electric, Hybrid, and Fuel Cell Vehicles, Proceedings of the IEEE, 95 (2007) pp. 704–718.
- [28] X.Q. Liang, S.H. Liu, L.B. Zhou, Review on HC emission and control during cold start and warming-up processes of SI engines, Internal Combust. Engines 3 (2005) 36–39.
- [29] N. Nithyanandan, S. Sendilvelan, K. Bhaskar, N. Balaji, S. Mohanamurugan, Exposed area influence for light off of catalyst to reducing hc/co emission from automobile SI engine exhaust by using low mass electrically heated metal catalyst, Int. J. Appl. Eng. Res. 5 (2010) 441–448.
- [30] M.M. Roy, J. Calder, W. Wang, A. Mangad, F.C.M. Diniz, Cold start idle emissions from a modern Tier-4 turbo-charged diesel engine fueled with diesel-biodiesel, dieselbiodiesel-ethanol, and diesel-biodiesel-diethyl ether blends, Appl. Energy 180 (2016) 52– 65.
- [31] P. Iodice, A. Senatore, Cold start emissions of a motorcycle using ethanol-gasoline blended fuels, Energy Procedia 45 (2014) 809–818.
- [32] C.L. Myung, H. Lee, K. Choi, Y.J. Lee, S. Park, Effects of gasoline, diesel, LPG, and low-carbon fuels and various certification modes on nanoparticle emission characteristics in light-duty vehicles, Int. J. Automot. Technol. 10 (2009) 537–544.

- [33] V. Schmeisser, M. Weibel, L.S. Hernando, I. Nova, E. Tronconi, M.P. Ruggeri, Cold start effect phenomena over zeolite scr catalysts for exhaust gas aftertreatment, SAE Int. J. Commer. Veh. 6 (2013) 190–199.
- [34] C. Gong, K. Huang, B. Deng, X. Liu, Catalyst light-off behavior of a spark-ignition LPG (liquefied petroleum gas) engine during cold start, Energy 36 (2011) 53–59.
- [35] G.E. Andrews, A.M. Ounzain, H. Li, M. Bell, J. Tate, K. Ropkins, The use of a water/lube oil heat exchanger and enhanced cooling water heating to increase water and lube oil heating rates in passenger cars for reduced fuel consumption and CO₂ emissions during cold start, Technical Paper 2007-01-2067, ISSN 0148-7191. <u>https://doi.org/10.4271/2007-01-2067</u>
- [36] Y. Kuze, H. Kobayashi, H. Ichinose, T. Otsuka, Development of new generation hybrid system (THS II)-development of Toyota coolant heat storage system", Technical Paper 2004-01-0643, ISSN 0148-7191. DOI: https://doi.org/10.4271/2004-01-0643
- [37] L.C.M. Sales, J.R. Sodré, Cold start characteristics of an ethanol-fueled engine with heated intake air and fuel, Appl. Therm. Eng. 40 (2012) 198–201.
- [38] W.J. Imoehl, Method of using an internally heated tip injector to reduce hydro carbon emissions during cold-start, Google Patents, 2001.









Methods of Thermal Management of Catalytic Converters in Gasoline-Based Engine Exhaust Systems

¹Spoorthi HB, ²Dr. Hemalatha J N.

¹PG Student, ²Associate Professor ¹Department of Electrical and Electronics, ¹RV College of Engineering, India

Abstract : Controlling exhaust emissions from internal combustion engines has emerged as one of the most pressing issues. Breathing difficulties, headaches, persistently impaired lung function, eye discomfort, lack of appetite, and corroded teeth are all possible side effects. It can have an indirect impact on humans by harming the ecosystems on which they rely in the sea and on land. The Indian government amended European regulations considering environmental concerns and health risks. To fulfil the impending pollution standards, existing engine technology must be modified, and a better system developed. Exhaust temperature management is the most effective approach to controlling emissions. The temperature in the exhaust system has a significant impact on emissions since exhaust gas treatment equipment like catalysts, oxygen sensors, and storage catalysts operate only within a narrow temperature range. Thus, by efficiently managing the exhaust system temperature, we can reduce emissions to a given level. The main criterion for accomplishing all of these requirements is engine longue. Catalytic converters reduce the emissions of carbon monoxide, hydrocarbons, nitrogen oxides, and particulate matter from internal combustion engines, allowing them to satisfy increasingly rigorous emission laws. Catalytic converters, on the other hand, have light-off troubles during cold start and warm-up. This work evaluates the literature on catalyst thermal management, with the goal of drastically reducing light-off time and emission concentrations using optimal heating methods. Methods based on engine parameter control, in particular, are simple to apply since they do not necessitate the use of additional heating equipment. They do well in terms of reducing catalyst light-off time.

Index Terms - Light off temperature, Catalytic converter, Thermal management, Internal combustion engines, Spark ignited engines, Catalyst, Exhaust emissions.

L INTRODUCTION

This Automobiles are increasingly widely utilized since mobility improves living conditions. The ever-increasing transportation of people and things across numerous locations has a significant impact on economic progress. India, the world's second most populous country, has a diverse economy, with transportation being a key component. According to statistics, the number of automobiles in our nation has increased by more than 240 percent in the last decade. This is predicted to continue increasing at a similar rate over the next 20 years. This high car rate has negative consequences. These include severe environmental risks such as climate change, pollution, global warming, poorer agricultural yields, and threats to living creatures as a result of increased dependency on fossil fuels and increased pollution emissions, which may finally result in total ecological imbalance.

Major automotive emissions from internal combustion engines include traditional pollutants such as carbon monoxide (CO), nitrogen oxides (NOx), particulate matter (PM), and hydrocarbons (HC), as well as greenhouse gases such as carbon dioxide (CO2), methane (CH4), and others. The implementation of Bharat V/VI standards across the country may reduce automotive emissions by 86 percent. It is very advised to create engine control systems in order to attain high performance and minimal exhaust emissions. The engine management system is a mixed-signal embedded system that communicates with the engine via a variety of sensors and actuators. It organizes all of the engine's requirements, prioritizes them, and eventually implements them. The control techniques are designed for air-fuel ratio management, ignition control, electronic throttle control, idle speed control, accelerator pedal position control, and other applications. The control system's successful design and execution results in higher engine output.

To fulfil the impending pollution standards, existing engine technology must be modified, and a better system developed. Exhaust temperature management is the most effective approach to control emissions. The temperature in the exhaust system has a significant impact on emissions since exhaust gas treatment equipment like as catalysts, oxygen sensors, and storage catalysts operate only within a narrow temperature range. Thus, by efficiently managing the exhaust system temperature, emissions may be reduced to a specific level. The primary criterion for implementing all of the requirements is engine torque. This paper provides an overview of approaches for improving pollution control in vehicles by regulating exhaust temperature.

© 2022 JETIR July 2022, Volume 9, Issue 7

www.jetir.org (ISSN-2349-5162)

II. THERMAL MANAGEMENT

Internal combustion (IC) engines for vehicle propulsion have significant hurdles due to their relatively high emissions and limited efficiency. Nonetheless, popular estimates imply that IC engines will continue to be widely utilized for a relatively long time [1][2], at least as components of hybrid electric powertrains. As a result, the automobile industry is making major efforts to minimize IC engine emissions, such as carbon monoxide (CO), hydrocarbon (HC), nitrogen oxides (NOx), and particulate matter (PM) [3]. Aftertreatment systems, such as three-way catalysts (TWCs) [4], diesel oxidation catalysts (DOCs) [5], selective catalytic reduction systems [6], and diesel particulate matter filters (DPFs) [7] have been effectively applied in spark ignition (SI) and compression ignition (CI) engines for this purpose.

However, as most of the after-treatment systems are catalytic converters, their functionality deteriorates at low temperatures, e.g., during engine cold start and warm-up [8]. In fact, catalysts usually convert harmful emissions only when their temperature reaches certain thresholds, i.e., the so-called light-off temperature, which is normally around 250–300 °C for TWCs [9]. Hence, high levels of exhaust emissions are transferred into the atmosphere while the exhaust temperature is low, during the engine cold start or warmup phases, in which the catalyst is not fully operational.

In addition, during cold-start, a considerable amount of gas-phase HC condenses on the surface of the tailpipe and catalyst, and partially volatilizes to the atmosphere without catalytic oxidation during the following warm-up phase. The thermal management of catalytic converters is a timely topic. In fact, in the current context of the automotive sector, hybrid electric vehicles (HEVs) play an increasingly important role. HEVs allow IC engines to operate more efficiently, and partially recuperate their kinetic energy during braking [10]. However, HEVs still face the challenge of cold-start emissions, as HEV engines are usually switched off at low speed and wheel torque, when the brake specific fuel consumption is particularly high. This may reduce the exhaust temperature, and thus the catalyst efficiency. Therefore, the thermal management of the catalyst is important for both conventional vehicles and HEVs. Therefore, the thermal management of the catalyst is important for both conventional HEVs.

A significant amount of study has been conducted to examine catalyst properties and enhance catalyst light-off performance through proper heat management. Nonetheless, the literature lacks a thorough examination of the thermal management of catalytic converters in order to reduce exhaust emissions during engine cold start and warm up.

III. EXHAUST EMISSIONS DURING COLD START AND WARM UP PHASES

Reference [11] performed a thorough examination of cold start emissions. Several studies, including Refs. [12] and [13], indicate experimentally observed high CO and HC emissions for both gasoline and diesel engines when started cold. Maximum CO and HC values in the publications studied varied from 950 ppm to 8400 ppm and from 220 ppm to 28,000 ppm, respectively [13][14]. Poor cylinder combustion and catalyst efficiency are to blame for such high emissions. The particle number concentration does not fluctuate considerably during cold start, but it is highly dependent on engine speed and load [15]. Because of the low cylinder temperature, less elemental carbon develops under cold start circumstances, but substantially more gas-phase HC transforms to liquid-phase particles. As a result, the fall in HC content contributes to a decrease in PM under cold start circumstances. High NOx emissions were also recorded in ref. [16], owing mostly to inadequate catalyst efficiency. The exhaust temperature of some vehicles, such as airport shuttle buses, sightseeing buses, and urban buses, can be permanently below the catalyst light-off threshold.

According to Gong et al. [17], in ultra-low emission vehicles (ULEVs), 80-90 percent of tailpipe HC emission occurred during the first test cycle in the federal test procedure (FTP), and these numbers can increase in super ULEVs. Given these facts, actions were taken or considered to minimize emissions during warm-up by enhancing I combustion and/or (ii) catalyst efficiency. For example, in relation to an adequate heat storage or supplementary heat source can boost the temperature of the lubricant [18] or coolant [19] before the engine begins, thus ruising the cylinder temperature and reducing CO and HC generation. Intake air heating [20] and fuel heating [21] can also help with combustion. In terms of (ii), standard procedures alter the operating engine parameters, such as adjusting the valve timing, enriching the air/fuel mixture, and adjusting the commencement of combustion. Although such solutions can significantly reduce the catalyst light-off time, 1C engine emissions continue to worsen prior to the catalyst light-off. As a result, a pre-catalyst device might heat the exhaust to expedite light-off. Among the several strategies for efficiently reducing cold start and warm up emissions, this paper mainly shows overview about thermal management of the catalytic converters.

When the engine is started with the catalyst temperature too low to reach the light-off temperature, this functionality will ask for catalyst heating. Catalyst heating will be accelerated as much as possible by the FC. The catalyst heating is computed during the start phase in dependency on the engine temperature, intake air temperature, shut off time, and altitude because the measured catalyst temperature is unavailable and the modelled temperature is erroneous.

The ambient temperature, intake air temperature, and engine start temperature are approximately equal when the engine is first chilly. When the cold start heating request is set, the catalyst's light-off temperature is then gradually attained based on the catalyst ageing factor. In the meantime, a ratio between the required value for integrated air mass and the integrated air mass quality at engine start is determined. The catalyst heating is started once this ratio exceeds a predetermined threshold, failing which the catalyst heating for cold start scenarios is stopped.

In order to heat up the catalyst during long coasting phases, GPF regeneration requests, and when dew point end is not reached, catalyst heating is necessary. Figure 1 illustrates the algorithm for the controller's operation for catalyst heating owing to cold start and catalyst warming.

© 2022 JETIR July 2022, Volume 9, Issue 7

www.jetir.org (ISSN-2349-5162)

Long coasting conditions could be challenging for a vehicle to handle. Therefore, using an engine dyno, which can replicate a very long coasting phase, is advised. Here, we must check to make sure there are no defects caused by engine temperature. The catalyst is warmed as soon as the catalyst heating request is set to true and all necessary operating parameters are satisfied. Time should be provided to the car in the event that the dew point is high enough to soak, as a cold start is necessary and there shouldn't be any engine temperature or air pressure-related issues.



Fig.1 Algorithm for operation of controller for catalyst heating due to cold start and catalyst heating

IV. METHODS OF THERMAL MANAGEMENT IN GASOLINE BASED ENGINE VEHICLES

The purpose of thermal management is to reach a sufficiently high temperature of the catalysts as fast as possible and maintain in order to assure an optimal conversion of exhaust emissions.

Depending on the specific system configuration, boundary conditions/restrictions and specific calibration of the heat up strategy a number of different heat up measures are possible. Some main heat up measures are described below:

- Late ignition timing to increase the exhaust temperature and exhaust mass flow
- Request heat up operation mode with adapted injection pattern
- Increased idle speed to increase the exhaust mass flow over the catalyst
- Rich combustion lambda set point in combination with secondary air to enable exotherm reaction on catalyst
- Request cylinder lambda split strategy (e.g. 2 cylinder rich / 2 cylinder lean) to enable exotherm reaction on catalyst
- Disable fuel cut-off in case of low temperatures to avoid further cooling down.

The heating strategy determines the heating demand and takes into account technical/physical restrictions as well as optimization criteria among different emission components. In case of insufficient catalyst temperatures e.g. cooling out or interrupted heating, a reactivation of the heat up measures has to be assured. The thermal state of the exhaust catalysts directly influences exhaust emissions and indirectly fuel consumption/ CO2 emission.

Adjusting the operational engine settings can quickly reach high exhaust temperatures, but it causes the engine to diverge from ideal operating conditions. The subsections explains the each of the strategies for thermal management.

4.1 Ignition Retardation

Retarded ignition time is a typical and successful way to raise exhaust temperature without the need of additional technologies [63]. However, it limits constant volume combustion and results in more unburned fuel in the exhaust pipe, resulting in decreased engine power and efficiency. When ignition occurs earlier in the cycle, more amount of heat is released around the top dead center. Thus, advanced ignition timings will result in higher peak cylinder pressure and temperature. With increase in combustion temperature NOx formation will also increase. Thus, results higher NO emissions with advanced ignition timing. Knock and engine damage problem can also occur. Whereas if the ignition timing is retarded more burning takes place during the expansion stroke that results in lower peak combustion pressure. But the exhaust gas temperature increases which reduces the engine efficiency. Also, higher oxidation rate of HC and CO are obtained with higher exhaust temperature through retarded ignition timing. Thus, low HC emissions are obtained with retarded ignition timings. Figure 2 depicts the algorithm for the controller's work flow for the worsening of engine efficiency and ignition retardation.



Fig 2. Algorithm for work flow for controller for worsening of engine efficiency and ignition retardation.

4.2 Multiple Injection

The multiple injection approach is used in another way for boosting the exhaust gas temperature. The combustion properties of successive injection operations raise the temperature of the exhaust gas, resulting in a totally homogenous operation. The split injection system also improves ignition stability and allows for a certain late ignition angle to heat the catalytic converter.

A complete fuel quantity that is to be given to the cylinder throughout an operating cycle is provided to the combustion chamber in at least two injection phases in multiple injection operation. Initially, a homogeneous injection occurs during the intake stroke of the cylinder, resulting in virtually homogeneous distribution of the injected fuel quantity in the combustion chamber at a later ignition time. Then, during a subsequent combustion stroke, a second late injection called stratified injection is done, resulting in the so-called stratified charge, in which the injected fuel is concentrated in the cylinder in the region near the spark plug.

A multiple injection operation is a hybrid of stratified charging and homogeneous charge. The combustion properties of these operations cause an increase in exhaust gas temperature as compared to a strictly homogeneous operation, allowing for a later ignition angle. Because of the rich mixture around the spark plug, a reliable ignition for lean lambda summing is possible. As a result, both ignition retardation and multiple injection can be usefully coupled.

4.3 Lambda Split

Another heating method is to alter the air-fuel ratio of different cylinders in opposing directions, a technique known as lambda split. Several cylinders in this approach are run with a mixture richer than the total lambda, while others are operated with a leaner mixture. In comparison to lean mode, combustion in the cylinder operating in rich mode is incomplete. The non-combusted components are subsequently exothermally transformed in the downstream catalytic converter with the leftover oxygen fraction of the lean operating cylinder, heating the catalytic converter.

With this lambda split method, a large amount of chemical energy can be introduced into the catalytic converter system, heating up the catalytic converter through exothermal catalytic conversion of the exhaust gas components that were not converted during the engine's non-stoichiometric combustion process. As a result, during the heat up phase, the lambda value should preferably be controlled to at least a stoichiometric value of =1. If a catalytic converter positioned far from the engine has to be heated fast, this approach of lambda detuning is useful.

4.4 Torque Reserve

Torque loss due by thermal heating may be compensated for by increasing the amount of air and fuel. Increasing the air charge while changing the ignition to retard to compensate for the extra air can compensate for torque loss. Torque control is separated into two categories: air system torque and ignition system torque. Torque reserve is a feature that ensures a torque range that may be modified by ignition timing without affecting real torque. As a result, the torque reserve is applied to the air system necessary torque rather than the ignition system required torque.

4.5 Increase in Idle Speed for Catalyst Heating

Idle functioning of an automobile engine necessitates particular care. In idle mode, there is no throttle input from the driver via the accelerator pedal. To maintain a constant idle angular speed, the engine must provide exactly the torque necessary to balance all applied load torques from the gearbox and any accessories, as well as internal friction and pumping torques. Certain load torques are caused by driver activity. Certain additional load torques, however, occur in the absence of a direct driving order. The mass flow rate of intake air determines the torque generated by the engine at idle, as it does in all engine operating phases. While the engine is completely warmed, the electronic fuel control regulates fuel flow to maintain stoichiometry and may momentarily

© 2022 JETIR July 2022, Volume 9, Issue 7

www.jetir.org (ISSN-2349-5162)

regulate fuel to slightly richer than stoichiometry during cold starts. Normally, when the engine is idle, the ECU is designed to keep the engine running at a constant RPM regardless of load. This is accomplished by modulating mass air flow in response to the driver's throttle order. The air flow necessary to maintain the correct idle RPM must enter the engine through the throttle assembly at a slight but non-zero angle.





Alternatively, some engines have an air tunnel that bypasses the throttle plate. An actuator is necessary for either way to allow the electronic engine control system to manage the idle mass air flow.

4.6 Exhaust Camshaft Adjustment

Exhaust camshaft modification can contribute to increased heat flow even further. The procedure of opening the exhaust valve as soon as feasible pauses the delayed combustion and thereby reduces the mechanical effort created even further. The corresponding amount of energy is accessible as heat in the exhaust gas.

The automobile industry has commonly used variable valve timing (VVT) to increase engine performance. VVT is another option for increasing exhaust temperature during cold start. In reality, late intake valve opening (IVO) allows less new air into the cylinders, resulting in a richer air/fuel combination in combustion engines, whereas early exhaust valve opening (EVO) limits exhaust expansion and raises exhaust temperature. These two actions result in post-oxidation and rapid catalyst light-off. Figure 3 depicts the controller's algorithm for controlling idle speed and camshaft adjustment.

Thus, executing this technique while taking these parameters into account can increase the catalyst heating characteristics efficiently, resulting in a reduction in exhaust emissions.

V. WORK ENVIRONMENT

Advanced Simulation and Control Engineering Tool is referred to as ASCET. It is a multifaceted and adaptable product family that offers an original approach to the functional and software design of contemporary automotive embedded systems. With a fresh take on modelling, code generation, and simulation, ASCET supports each step of the development process, enabling improved quality, quicker innovation cycles, and lower costs. Working of ASCET is depicted in Figure 4.

A tool for creating software for embedded systems that uses both graphical models and textual programming notations is called ETAS ASCET. The proposed function models will be converted into extremely efficient and secure embedded C-Code for AUTOSAR (Automotive Open System Architecture) applications by the ASCET Code Generator. The ASCET has been created primarily to handle the difficulties in software development for sectors where goods must be produced in large quantities, at a low cost, in compliance with industry standards, and without any flaws.



The ASCET tool enables software developers to create embedded software that is high performing, low overhead, simple to maintain, secure, and safe. High levels of automation enable productive and safe workplaces.

The ASCET tool for Automotive Software Development has the following features:

- Safe Automatic introduction of defensive code, TUV-certified code generation using ISO26262 and IEC61508, and MISRA-C:2012 compliance
- Used for powertrain, driver assistance, battery management, brake systems (such ABS, ESP). ASCET-generated code powers the 450+ million ECUs in use today.
- The 450+ million ECUs in use today are powered by ASCET-generated code, which is used for brake systems (such as ABS, ESP), driver assistance, battery management, and powertrain.
- · Quick and effective Real-time static analysis for immediate feedback, quicker code generation
- A variety of testing alternatives, including unit testing, PC-based open-loop simulation, closed-loop simulation, and rapid prototyping
- Embedded Software Development Language (ESDL), which has an abstract data type, easy-to-understand syntax, and
 object-oriented encapsulation

Testing is an examination that aims to reveal dehils regarding a software product's quality. Executing a software system or component is part of testing. Depending on the level of code knowledge, or when the code is known and when it is unknown, there are many forms of testing.

In addition, there are many types of testing based on the complexity of the testing code, including system testing, which involves testing multiple functional components, and integrity testing, which is done whenever a new component is added to the system. When a hardware component is incorporated in the testing process, we use hardware testing. When we test software components, we use software testing. TPT is a tool for model-based testing that is used for automated embedded system testing, particularly for testing control systems. Applications include:

- PC based testing
- Open and closed loop tests
- Test in vehicle

TPT is certified to do automated tests in vehicles in accordance with ISO 26262 standards. Signal time intervals are used by TPT. The following four test activities are covered by TPT:

- Case modelling
- Execution in different environments
- Result analysis
- Documentation
© 2022 JETIR July 2022, Volume 9, Issue 7

www.jetlr.org (ISSN-2349-5162)

Test cases for TPT are built independent of how it runs. Due to the so-called Virtual Machine concept, the test cases can be run in nearly any environment. TPT is a comprehensive tool that may be used for all testing phases of development, including system testing, regression testing, integration testing, and unit test.

The exhaust system was initially designed as a simple duct system with the intention to safe route the toxic exhaust gas emissions from our car into harmless gases to the environment at the same time providing attenuation of noise made by the engine during combustion. Today, over the years the responsibility of exhaust system has grown. Modern exhaust systems are an integral part of combustion and pollution control thereby reducing noise, minimize harmful emissions and even give assistance in increasing fuel economy, power and hence the overall drivability. The primary components of the exhaust system work together to expel exhaust, reduce noise and assist smoother running of the operating parts. Although the emission control systems may vary based on the manufacturers and the vehicles, they all are designed to meet the same goal and they work on the same principle. The primary design consideration of an exhaust system include;

- Minimizing the gas flow resistance and confine it to specified range depending on the engine model to achieve maximum efficiency.
- Suppressing the exhaust noise to meet the automobile regulations and requirements.
- Providing sufficient clearance between exhaust system components and engine components so as to minimize the impact
 of high exhaust temperature.
- Ensuring that the system does not overstress engine components with excess weight as overstressing can shorten the component life.
- Ensuring that the exhaust components are able to reject heat energy as intended.

VL RESULTS AND DISCUSSION

The TPT report provides a summary of all tests carried out. It also shows which test cases fail. The signal viewer allows to view each signal as it is displayed in the figures below. Figure 5 shows a graph of an engine in operation. Figure 6 displays a graph of time as a function of engine speed. Figure 7 depicts a graph of time versus catalyst brick temperatures. Figure 8 depicts a graph of time versus the catalyst's maximum temperature. Figure 9 shows a graph in which time is plotted against the catalyst's maximum temperature. Figure 10 displays a graph of the time v/s signal for catalyst heating brought on by a cold start. A graph displaying the catalyst heating's time v/s signal Figure 11 depicts the graph of catalyst warming. Figure 12 depicts the graph of time versus heating mode, Figure 13 depicts the graph of controller output for air charge control actors, Figure 14 depicts the graph of controller output for lambda coordination. Figure 16 displays the output graph for the controller used to set the maximum torque during idle speed.



Fig.5 Graph showing engine in running mode



Fig.9 Graph showing time v/s selection of maximum temperature of catalyst



Fig.13 Graph output for controller for air charge control actors



Fig.16 Graph output for controller for setting maximum torque during idle speed

VII. CONCLUSION

Automobile emissions are linked to environmental and health risks, prompting the establishment of severe emission regulating regulations. Over the last decade, our country has taken a variety of steps to reduce emissions from our automobile fleet. For engines functioning normally, significant reductions in exhaust emissions have already been realized. However, such emissions are still considerable during cold start and warm up due to important engine-out emissions and poor catalyst efficiency due to low cylinder and exhaust temperatures.

Exhaust gas temperature is a characteristic that has proven crucial in determining engine performance. This study examined thermal management strategies for quick catalyst light-off in order to reduce cold stat and warm up emissions, as well as component protection approaches for automotive emission reduction. Thermal management, in contrast to earlier techniques, resolves the tradeoff between energy consumption and pollution reduction by preheating the catalytic converter.

Electronic engine control is important in emission control. The minimal emissions achieved by current engines would not be achievable without electronic control. The purpose of an engine management system in terms of emissions is to supply the needed quantity of air, fuel, and EGR at the required temperature and pressure in the required time. This control is carried out throughout the engine's lifespan, correcting for wear and degradation.

© 2022 JETIR July 2022, Volume 9, Issue 7

www.jetir.org (ISSN-2349-5162)

A thorough examination of the different functional components of the exhaust temperature management package was conducted, and a few functional components were adjusted to fulfil the emission limits specified by the client. The fuel and fuel system, the engine and its combustion system, sensors, and the design and position of the catalyst and filter all work together with the electronic control system to reduce emissions to the greatest extent possible. Developing an optimal system will therefore improve engine exhaust emissions for better adaptability to various exhaust laws, encouraging improved environmental circumstances and health advantages.

Until recently, a carbon-neutral combustion engine was the stuff of science fiction. The principle is found in synthetic fuels, often known as carbon-neutral fuels, whose manufacturing process collects CO2. As a result, greenhouse gases become a raw material from which gasoline, diesel, and other fuels are produced and replacement natural gas may be produced using sustainable energy sources. Synthetic fuels will make gasoline and diesel vehicles carbon-neutral, and therefore a substantial contribution to preventing global warming. This might soon become a reality around the year 2025.

VIII. ACKNOWLEDGMENT

Author would like to express thankfulness to Robert BOSCH Engineering and Business Solutions, Bengaluru for giving an opportunity to carry out the study in their organization. Thanks to Mr. Chiranjivi Murala, Senior Engineer and Mr. Ravi Shankar D A R, Senior Manager, Robert BOSCH Engineering and Business Solutions, Bengaluru for their constant support and encouragement towards this work.

Author would like to extend our heartfelt gratitude to Dr. Hemalatha J N, Associate Professor, Department of Electrical and Electronics Engineering, for positive support leading to the successful completion of the work

REFERENCES

- [1] Jianbing Gao, Guohong Tian, Aldo Sorniotti, Ahu Ece Karci, Raffaele Di Palo, "Review of thermal management of catalytic converters to decrease engine emissions during cold start and warm up", Applied Thermal Engineering, Volume 147, 2019, Pages 177-187, ISSN 1359-4311, <u>https://doi.org/10.1016/j.applthermaleng.2018.10.037</u>
- [2] Serrano, J.R. Imagining the Future of the Internal Combustion Engine for Ground Transport in the Current Context. Appl. Sci. 2017, 7, 1001. <u>https://doi.org/10.3390/app7101001</u>
- [3] Rolf D. Reitz, Ganesh Duraisamy, "Review of high efficiency and clean reactivity controlled compression ignition (RCCI) combustion in internal combustion engines, Progress in Energy and Combustion Science, Volume 46, 2015, Pages 12-71, ISSN 0360-1285, https://doi.org/10.1016/j.pces.2014.05.003
- [4] Qiang Zhang, Menghan Li, Guoxiang Li, Sidong Shao, Petxin Li, "Transient emission characteristics of a heavy-duty natural gas engine at stoichiometric operation with EGR and TWC", Energy, Volume 132, 2017, Pages 225-237, ISSN 0360-5442, https://doi.org/10.1016/j.energy.2017.05.039
- [5] M.A. Fayad, A. Tsolakis, D. Fernández-Rodriguez, J.M. Herreros, F.J. Martos, M. Lapuerta, "Manipulating modern diesel engine particulate emission characteristics through butanol fuel blending and fuel injection strategies for efficient diesel oxidation catalysts, Applied Energy, Volume 190, 2017, Pages 490-500, ISSN 0306-2619, https://doi.org/10.1016/j.upenergy.2016.12.102
- [6] Martin Leskovjan, Petr Koči, Teuvo Maunala, "Simulation of diesel exhaust after treatment system DOC—pipe—SCR: The effects of Pt loading, PtOx formation and pipe configuration on the deNOx performance, Chemical Engineering Science, Volume 189, 2018, Pages 179-190, ISSN 0009-2509, <u>https://doi.org/10.1016/j.ces.2018.05.031</u>
- [7] Yu Jiang, Jiacheng Yang, David Cocker, Georgios Karavalakis, Kent C. Johnson, Thomas D. Durbin, "Characterizing emission rates of regulated pollutants from model year 2012+ heavy-duty diesel vehicles equipped with DPF and SCR systems, Science of The Total Environment, Volumes 619–620, 2018, Pages 765-771, ISSN 0048-9697, https://doi.org/10.1016/j.scitotenv.2017.11.120
- [8] Guohui Zhu, Jianging Liu, Jianqin Fu, Zhengxin Xu, Qiyi Guo, He Zhao, "Experimental study on combustion and emission characteristics of turbocharged gasoline direct injection (GDI) engine under cold start new European driving cycle (NEDC), Fuel, Volume 215, 2018, Pages 272-284, ISSN 0016-2361, https://doi.org/10.1016/j.fuel.2017.10.048
- [9] Mahadevan, S. Subramanian, Experimental investigation of cold start emission using dynamic catalytic converter with precatalyst and hot air injector on a multi cylinder spark ignition engine, Technical Paper 2017-01-2367, ISSN 0148-7191. https://doi-org.proxy.lib.umich.edu/10.4271/2017-01-2367
- [10] C.C. Chan, The State of the Art of Electric, Hybrid, and Fuel Cell Vehicles, Proceedings of the IEEE, 95 (2007) pp. 704-718.
- [11] X.Q. Liang, S.H. Liu, L.B. Zhou, Review on HC emission and control during cold start and warming-up processes of SI engines, Internal Combust. Engines 3 (2005) 36–39.

© 2022 JETIR July 2022, Volume 9, Issue 7

www.jetir.org (ISSN-2349-5162)

- [12] N. Nithyanandan, S. Sendilvelan, K. Bhaskar, N. Balaji, S. Mohanamurugan, Exposed area influence for light off of catalyst to reducing hc/co emission from automobile SI engine exhaust by using low mass electrically heated metal catalyst, Int. J. Appl. Eng. Res. 5 (2010) 441–448.
- [13] M.M. Roy, J. Calder, W. Wang, A. Mangad, F.C.M. Diniz, Cold start idle emissions from a modern Tier-4 turbo-charged diesel engine fueled with diesel-biodiesel, diesel-biodiesel-ethanol, and diesel-biodiesel-diethyl ether blends, Appl. Energy 180 (2016) 52–65.
- [14] P. Iodice, A. Senatore, Cold start emissions of a motorcycle using ethanol-gasoline blended faels, Energy Procedia 45 (2014) 809–818.
- [15] C.L. Myung, H. Lee, K. Choi, Y.J. Lee, S. Park, Effects of gasoline, diesel, LPG, and low-carbon fuels and various certification modes on nanoparticle emission characteristics in light-duty vehicles, Int. J. Automot. Technol. 10 (2009) 537–544.
- [16] V. Schmeisser, M. Weibel, L.S. Hernando, I. Nova, E. Tronconi, M.P. Ruggeri, Cold start effect phenomena over zeolite scr catalysts for exhaust gas aftertreatment, SAE Int. J. Commer. Veh. 6 (2013) 190–199.
- [17] C. Gong, K. Huang, B. Deng, X. Liu, Catalyst light-off behavior of a spark-ignition LPG (liquefied petroleum gas) engine during cold start, Energy 36 (2011) 53–59.
- [18] G.E. Andrews, A.M. Ounzain, H. Li, M. Bell, J. Tate, K. Ropkins, The use of a water/lube oil heat exchanger and enhanced cooling water heating to increase water and lube oil heating rates in passenger cars for reduced fuel consumption and CO2 emissions during cold start, Technical Paper 2007-01-2067, ISSN 0148-7191. https://doi.org/10.4271/2007-01-2067
- [19] Y. Kuze, H. Kobayashi, H. Ichinose, T. Otsuka, Development of new generation hybrid system (THS II)-development of Toyota coolant heat storage system", Technical Paper 2004-01-0643, ISSN 0148-7191. DOI: https://doi.org/10.4271/2004-01-0643
- [20] L.C.M. Sales, J.R. Sodré, Cold start characteristics of an ethanol-fueled engine with heated intake air and fuel, Appl. Therm. Eng. 40 (2012) 198-201.
- [21] W.J. Innochi, Method of using an internally heated tip injector to reduce liptho carbon emissions during cold-start, Google Patents, 2001.



JETIR2207095 Journal of Emerging Technologies and Innovative Research (JETIR) www.letir.org a784





| 3% match (publications) |
|--|
| Mohsen Akbarzadeh, Theodoros Kalogiannis, Joris Jaguemont, Jiacheng He, Lu Jin, Maitane Berecibar, Joeri Van Mierlo, "Thermal modeling of a high-energy prismatic lithium-ion battery cell and module based on a new thermal characterization methodology", Journal of Energy Storage, 2020 |
| 1% match (Internet from 19-Jun-2020) http://www.freepatentsonline.com/8402747.html |
| 1% match (publications) Yongsoon Yoon, Avra Brahma, "Air-Fuel Ratio Imbalance Diagnostic of Spark-Ignited Engines based on Time-varying Harmonic Signal Estimation", 2018 Annual American Control Conference (ACC), 2018 |
| < 1% match (publications) "Gasoline Engine Management", Springer Science and Business Media LLC, 2015 |
| < 1% match (publications) Sheng Liu, Songlin Yu, Lanyong Zhang, "Design and implementation of marine diesel engine exhaust emission reduction intelligent control system", 2019 34rd Youth Academic Annual Conference of Chinese Association of Automation (YAC), 2019 |
| < 1% match (publications) William B, Ribbens, "The Basics of Electronic Engine Control", Elsevier BV, 2017 |
| < 1% match (publications) B. Ashok, S. Denis Ashok, C. Ramesh Kumar, "A review on control system architecture of a SI engine management system", Annual Reviews in Control, 2016 |
| < 1% match (publications) William B. Ribbens. "The Basics of Electronic Engine Control", Elsevier BV. 2013 |
| < 1% match (publications) Nikhil Bhadani. "Concept of Virtual Engine Control Module for High Quality and Time Efficient Verification and Testing of Powertrain Engine Control Module". SAE International, 2015 |
| < 1% match (student papers from 10-Mar-2015) Submitted to Walford Anglican School for Girls on 2015-03-10 |
| < 1% match (publications) |

| task | s", 2017 IEEE International Conference on Industrial Technology (ICIT), 201 |
|-------|---|
| < 1 | % match (student papers from 05-Sep-2021) |
| Sub | mitted to Technical University of Cluj-Napoca on 2021-09-05 |
| < 1 | % match (student papers from 23-Apr-2012) |
| Sub | mitted to University of Glamorgan on 2012-04-23 |
| < 1 | % match (publications) |
| Niya | iti Aggrawal, Anuja Arora, Ankit Jain, Dharmesh Rathor, "Chapter 10 Product |
| Diff | usion Pattern Analysis Model Based on User's Review of E-Commerce |
| App | lication", Springer Science and Business Media LLC, 2017 |
| < 1 | % match (publications) |
| Rolf | Isermann, "Engine Modeling and Control", Springer Nature, 2014 |
| < 1 | % match (student papers from 29-Mar-2015) |
| Sub | mitted to 535 on 2015-03-29 |
| < 1 | % match (publications) |
| 17 | Internationales Stuttgarter Symposium", Springer Nature, 2017 |
| < 1 | % match (student pagers from 10-Aug-2021) |
| Sub | mitted to Coventry University on 2021-08-10 |
| < 1 | % match (student paners from 11-Dec-2013) |
| Sub | mitted to University of Nottingham on 2013-12-11 |
| < 1 | % match (Internet from 12-Nov-2021) |
| httr | s://www.epa.gov/ports-initiative/port-los-angeles-road-heavy-duty-equipme |
| and | -infrastructure-enhancements |
| < 1 | % match (student papers from 17-Sep-2019) |
| Sub | mitted to Bonn International School on 2019-09-17. |
| < 1 | % match (student papers from 11-Jan-2012) |
| Sub | mitted to International Islamic University Malaysia on 2012-01-11 |
| < 1 | % match (student papers from 26-Oct-2012) |
| Sub | mitted to University of Queensland on 2012-10-26 |
| < 1 | % match (Internet from 04-May-2021) |
| http | s://en.wikipedia.org/wiki/PyUnit |
| < 1 | % match (Internet from 14-Mar-2016) |
| http | ://www.encvclopedia.com/utility/printtopic.aspx?id=39684 |
| < 1 | % match (Internet from 18-Mar-2022) |
| http | s://askinglot.com/ls-cigarette-smoke-a-primary-or-secondary-pollutant |
| 11 | % match (Internet from 14-14-2020) |
| Lett. | is://nepis ena gov/Eve/ZvPURL cni7Dockey=0400373W tyt |

"Diesel Engine Management", Springer Nature, 2014

< 1% match (publications)

Yiran Hu, Sai S, V, Rajagopalan, Stephen Yurkovich, Yann Guezennec, "System Identification for Air/Fuel Ratio Modeling Using Switching Sensors", Volume 16: Transportation Systems, 2007

< 1% match (publications)

Jason Meyer, Stephen Yurkovich, Shawn Midlam-Mohler, "Air-to-Fuel Ratio Switching Frequency Control for Gasoline Engines", IEEE Transactions on Control Systems Technology, 2013

< 1% match (publications)

Ridwan Hadiansyah. Vera Survani. Aulia Arif Wardana. "IoT Object Security towards the Sybil Attack Using the Trustworthiness Management", 2020 8th International Conference on Information and Communication Technology (ICoICT), 2020

CHAPTER 1 INTRODUCTION Nowadays, people utilise cars a lot because they have more mobility, which raises their standard of living. Economic growth is significantly impacted by the constant transportation of more and more people and things between different locations. India, the second-largest nation in the world by population, has a diverse economy, one of which is dominated by the transportation industry. According to statistics, the number of vehicles in our nation has increased by more than 240 percent in the last ten years. Over the next 20 years, it is anticipated that this will continue to grow at a similar rate. There are adverse consequences associated with this massive pace of automobiles. These include severe environmental risks like climate change, pollution, global warming, decreased crop yields, and threats to living things as a result of an increased dependency on fossil fuels and increased pollution emissions, which may eventually lead to an overall ecological imbalance [1]-[4]. All societal growth sectors will have better socioeconomic opportunities thanks to increased mobility. Therefore, it is crucial to direct this increase in a way that would reduce the negative effects of automotive pollution. As a result, pollution regulations for cars are put up. In India, the initial emission rules went into effect in 1989. The mass emission restrictions for both gasoline and diesel automobiles during the 1990s eventually took the place of these idle emission limitations. The national adoption of these emission limits and deployment of the best emission control techniques will have a substantial influence on the environment, the global economy, global warming, and public health. Conventional pollutants like Carbon Monoxide (CO), Nitrogen Oxides (NOx), Particulate Matter (PM), Hydrocarbons (HC), and other greenhouse gases like Carbon Dioxide (CO2), Methane (CH4), and others make up the majority of vehicular emissions from Internal Combustion engines. The national adoption of Bharat V/VI standards has the potential to drastically reduce vehicle emissions by 86 percent. Thus, without even mentioning the terrible load of air pollution, the nation is able to fully benefit from the fuel savings provided by the diesel technology [5] [9]. To obtain high performance and minimal exhaust emissions, it is strongly advised to create engine control systems. An embedded mixed signal system called the engine management system communicates with the engine via a variety of sensors and actuators. It organises, prioritises, and then puts all the needs for the engine into practise. The control strategies are meant to regulate the air-fuel ratio, the ignition, the electronic throttle, the idle speed, the location of the accelerator, etc. By carefully planning and implementing the control system, the engine can produce more power [10]-[14]. There is a lot of money invested in the



RV Educational Institutions [®] RV College of Engineering [®]

Autonomous Institution Affiliated to Visvesvaraya Technological University, Belagavi Approved by AICTE, New Delhi

Go, change the world[®]

Major Project: Phase-II Report

on

"DEVELOPMENT OF PLC LOGIC & SCADA SYSTEM FOR CHILLER PLANT AUTOMATION" 18MPE41

Submitted by MEGHNA SANGEWAR

USN: 1RV20EPE06

Under the Guidance

of

Dr. Rudranna Nandihalli Professor and HoD (Retd.) Electrical & Electronics Engg. Dept., RV College of Engineering® Bengaluru - 560059 Ragavendiran L Operations Manager Closoft Technologies Pvt Ltd. Bengaluru – 560062

Submitted in partial fulfillment for the award of degree

of

MASTER OF TECHNOLOGY

in

POWER ELECTRONICS

DEPARTMENT OF ELECTRICAL AND ELECTRONICS ENGINEERING



2021-22

RV COLLEGE OF ENGINEERING®

(Autonomous Institution Affiliated to Visvesvaraya Technological University, Belagavi)

DEPARTMENT OF ELECTRICAL & ELECTRONICS

Bengaluru- 560059



CERTIFICATE

Certified that the project work titled "Development of PLC Logic & SCADA System for Chiller Plant Automation" carried out by Meghna Sangewar, USN: 1RV20EPE06, a bonafide student, submitted in partial fulfillment for the award of Master of Technology in Power Electronics of RV College of Engineering[®], Bengaluru, affiliated to Visvesvaraya Technological University, Belagavi, during the year 2021-22. It is certified that all corrections/suggestions indicated for internal assessment have been incorporated in the report deposited in the departmental library. The project report has been approved as it satisfies the academic requirement in respect of project work prescribed for the said degree.

Dr. Rudranna Nandihalli Professor and HOD (Retd.), Department of Electrical & Electronics Engineering, RVCE, Bengaluru –59

100

Name of the Examiners

2.

Head of Department, Department of Electrical & Electronics Engineering,

RVGE fBengaluru-59 Department Electrical & Electronics Engineer Signature with Date R.V. College of Engineering Bengaluru-560 059

Dr. K. N. Subramanya Principal, RVCE, Bengaluru–59 PRINCIPAL

RV COLLEGE OF ENGINEERING BENGALURU - 560 059

RV COLLEGE OF ENGINEERING®

(Autonomous Institution Affiliated to Visvesvaraya Technological University, Belagavi)

DEPARTMENT OF ELECTRICAL & ELECTRONICS

Bengaluru- 560059

DECLARATION

I, Meghna Sangewar, student of fourth semester M.Tech in Power Electronics, Department of Electrical & Electronics Engineering, RV College of Engineering[®], Bengaluru, declare that the project titled "Development of PLC Logic & SCADA System for Chiller Plant Automation", has been carried out by me. It has been submitted in partial fulfilment for the award of degree in Master of Technology in Power Electronics of RV College of Engineering[®], Bengaluru, affiliated to Visvesvaraya Technological University, Belagavi, during the academic year 2021-22. The matter embodied in this report has not been submitted to any other university or institution for the award of any other degree or diploma.

Date of Submission: 18/07/2022

Signature of the Student

Student Name: Meghna Sangewar USN: 1RV20EPE06 Department of Electrical & Electronics Engineering RV College of Engineering[®], Bengaluru-560059



CST/PR/INT/2122-07

Date: 01.07.2022

CERTIFICATE

This is to certify that MEGHNA SANGEWAR - 1RV20EPE06 student of RV College of Engineering, Bengaluru, has completed the project work entitled "Development of PLC Logic & SCADA System for Chiller Plant Automation" under the guidance of Mr. Ragavendiran. L, Operations Manager, Closoft Technologies Pvt. Ltd. from September, 2021 to June, 2022.

During the period of her internship programme with us she was found Punctual, Hardworking and Inquisitive.

We wish her every Success in Life.

For, CLOSOFT TECHNOLOGIES PVT. LTD.

leh un

OMKARAIAH HANGODI MATHA DIRECTOR

www.clo-soft.com

542, Bank Officers HBCS, Doddakallasandra (V), 2nd Stage, 2nd Block, Bangalore - 560 062. info@clo-soft.com 2+91 80796 60024

ACKNOWLEDGEMENT

I would like to express my sincere gratitude to my guide, **Dr. Rudranna Nandihalli**, Professor and Head of Department (Retired), department of Electrical & Electronics Engineering, for all his guidance and valuable advice throughout the progress. He has stimulated interest and inspired for doing the major project.

I would like to thank my external guide **Mr. Ragavendiran L**, Operations Manager, Closoft Technologies Private Ltd. for the guidance, encouragement, support and suggestions during the project work. I am also highly indebted to **Mr. Omkaraiah Hangodimatha**, Director, Closoft Technologies Private Ltd. and as well as my superiors for their patience, valuable guidance, suggestions, advice and assistance throughout this period.

I would also like to express my thanks to **Dr. S G Srivani**, Professor, Head of Department and Associate Dean, P.G. studies, Department of Electrical and Electronics Engineering, RVCE, Bengaluru, for her encouragement and insightful comments and timely support during the major project.

I owe deepest gratitude to **Dr. K N Subramanya**, Principal, RVCE, Bengaluru, for his support towards completion of the project.

Thank you to all the Faculty Members, my classmates and entire team of the Electrical Department. At last, I would like to thank RV College of Engineering for giving this opportunity.

MEGHNA SANGEWAR Power Electronics Department of Electrical and Electronics Engineering RV College of Engineering Bengaluru-59

ABSTRACT

Today, PLC applications have a significant impact on process engineering. PLC has entered this field because of its software and hardware security, internal security and programming language solutions. One such application of PLC based automation is in the field of Heating, Ventilation, and Air Conditioning (HVAC) systems. HVAC systems frequently consume the most energy in commercial buildings. More than 60% of the energy used in a typical office building is produced by the HVAC system. In both commercial and home settings, chiller units have become a necessity. A typical chiller plant consists of a number of coolers, cooling towers, water pumps, and other related components. It is a sizable, intricate, and interconnected system. Therefore, it is crucial to increase the energy efficiency of the fans, compressors, and pumps in the HVAC system, this is possible to achieve by a variety of methods. In the past and even now, chiller plant operations have been frequently governed by rules. For instance, the coolant supply temperature is constant, and there are only as many active chillers as necessary to provide the cooling requirements. The relationship between the chiller cooling load and the chiller/condenser supply temperature is nonlinear. Due to the chillers' poor effectiveness at maintaining a steady supply temperature, energy is squandered, and occasionally two chillers use less energy than one. Therefore, chiller plant optimization is required for energy savings.

The optimization and control of chiller plant requires adjustments of multiple set points, primarily temperatures, and flow rates. In this work, PLC and SCADA have been used to monitor and operate the Chiller Plant for a building's more noticeable operation. The IEC standard, enables the programmer to use multiple programming languages in the same PLC, it is the main benefit of using PLC-based automation because it eliminates the need for proprietary implementation and allows different tasks to be implemented effectively using the most appropriate language. Hence for recommissioning, troubleshooting and rescheduling is no challenge.

PLC has been utilized as hardware at the remote end to monitor and read field instruments for the predefined temperatures, and other parameters as well as to control the Chiller equipment in accordance with predetermined instructions. The many chiller units in the plant have been monitored and controlled remotely using the ladder logic created for programming PLC S7-400H. By creating Graphical User Interfaces (GUI) utilizing TIA portal software, SCADA/HMI are operated remotely.

LIST OF PUBLICATIONS

| Publication Type | Publication Details |
|------------------|--|
| Journal | Meghna S, Dr. Rudranna N, and Omkaraiah H M, "Development of PLC Logic and SCADA System for Chiller Plant Automation", <i>Journal of Emerging Technologies and Innovative Research</i> (<i>JETIR</i>), Volume 9, Issue 6, June 2022 |



TABLE OF CONTENTS

| Ack | knowledgement | i |
|-------------------|---|------|
| Abs | stract | ii |
| List | t of Publications | iii |
| Table of Contents | | iv |
| List | t of Figures | vi |
| List | t of Tables | vii |
| Glo | ssary | viii |
| Cha | apter 1 | |
| Inti | roduction | |
| 1.1 | Overview cyshana (P) | 2 |
| 1.2 | Specific Details | 2 |
| 1.3 | Literature Review | 2 |
| 1.4 | Motivation | 4 |
| 1.5 | Problem Definition | 5 |
| 1.6 | Objectives | 5 |
| 1.7 | Organisation of Report | 5 |
| Cha | apter 2 | |
| Chi | ller Plant Automation | |
| 2.1 | Chiller Plant | 7 |
| 2.2 | General Control System in Chiller Plant | 8 |
| 2.3 | Programmable Logic Controllers | 9 |
| | 2.3.1 Input/Output Module | 10 |
| | 2.3.2 Central Processing Unit (CPU) | 13 |
| | 2.3.3 Power Supply | 14 |
| | 2.3.4 Operation of PLC | 15 |
| 2.4 | SCADA/HMI Overview | 16 |

2.5 Summary

Chapter 3

Methodology and Block Diagram

3.1 Methodology 17

16

| 3.2 | Block diagram | 19 |
|--|---|--|
| 3.3 | Summary | 23 |
| Cha | apter 4 | |
| Spe | ecifications and Design | |
| 4.1 | Selection of Components | 24 |
| | 4.1.1 Simatic Controller | 24 |
| | 4.1.2 Simatic S7-400 PLC | 25 |
| | 4.1.3 TIA Portal | 26 |
| | 4.1.4 IO Point Scheduling | 26 |
| | 4.1.5 HMI TP 1500 Comfort | 27 |
| 4.2 | Specification Details | 27 |
| 4.3 | System Design | 29 |
| | 4.3.1 System Architecture | 29 |
| | 4.3.2 Panel Design | 30 |
| 4.4 | Summary | 31 |
| Cha | apter 5 | |
| | | |
| Sim | iulation Analysis and Hardware Implementation | |
| Sim 5.1 | Simulation Analysis and Hardware Implementation | 32 |
| Sim 5.1 | Simulation Analysis and Hardware Implementation Simulation in TIA Portal 5.1.1 Algorithm to Develop RLL | 32 32 |
| Sim 5.1 | Simulation Analysis and Hardware Implementation Simulation in TIA Portal 5.1.1 Algorithm to Develop RLL 5.1.2 Input/Output Mapping | 32 32 36 |
| Sim 5.1 | Simulation Analysis and Hardware Implementation Simulation in TIA Portal 5.1.1 Algorithm to Develop RLL 5.1.2 Input/Output Mapping 5.1.3 RLL for Chiller Automation | 32 32 36 37 |
| Sim 5.1 | Simulation Analysis and Hardware Implementation Simulation in TIA Portal 5.1.1 Algorithm to Develop RLL 5.1.2 Input/Output Mapping 5.1.3 RLL for Chiller Automation 5.1.4 Configuration of Controller in TIA | 32 32 36 37 41 |
| Sim 5.1 5.2 | Simulation Analysis and Hardware Implementation Simulation in TIA Portal 5.1.1 Algorithm to Develop RLL 5.1.2 Input/Output Mapping 5.1.3 RLL for Chiller Automation 5.1.4 Configuration of Controller in TIA Hardware Implementation | 32 32 36 37 41 43 |
| Sim 5.1 5.2 | Simulation Analysis and Hardware Implementation Simulation in TIA Portal 5.1.1 Algorithm to Develop RLL 5.1.2 Input/Output Mapping 5.1.3 RLL for Chiller Automation 5.1.4 Configuration of Controller in TIA Hardware Implementation 5.2.1 Process Block Diagram with PLC | 32 32 36 37 41 43 44 |
| Sim 5.1 5.2 | Simulation Analysis and Hardware Implementation Simulation in TIA Portal 5.1.1 Algorithm to Develop RLL 5.1.2 Input/Output Mapping 5.1.3 RLL for Chiller Automation 5.1.4 Configuration of Controller in TIA Hardware Implementation 5.2.1 Process Block Diagram with PLC 5.2.2 Control Panel Building | 32 32 36 37 41 43 44 |
| Sim 5.1 5.2 5.3 | Simulation Analysis and Hardware Implementation Simulation in TIA Portal 5.1.1 Algorithm to Develop RLL 5.1.2 Input/Output Mapping 5.1.3 RLL for Chiller Automation 5.1.4 Configuration of Controller in TIA Hardware Implementation 5.2.1 Process Block Diagram with PLC 5.2.2 Control Panel Building Summary | 32 32 36 37 41 43 44 44 44 |
| Sim 5.1 5.2 5.3 Cha | Simulation Analysis and Hardware Implementation Simulation in TIA Portal 5.1.1 Algorithm to Develop RLL 5.1.2 Input/Output Mapping 5.1.3 RLL for Chiller Automation 5.1.4 Configuration of Controller in TIA Hardware Implementation 5.2.1 Process Block Diagram with PLC 5.2.2 Control Panel Building Summary apter 6 | 32 32 36 37 41 43 44 44 47 |
| Sim 5.1 5.2 5.3 Cha Res | Simulation Analysis and Hardware Implementation Simulation in TIA Portal 5.1.1 Algorithm to Develop RLL 5.1.2 Input/Output Mapping 5.1.3 RLL for Chiller Automation 5.1.4 Configuration of Controller in TIA Hardware Implementation 5.2.1 Process Block Diagram with PLC 5.2.2 Control Panel Building Summary apter 6 sults and Discussions | 32 32 36 37 41 43 44 44 47 |
| Sim 5.1 5.2 5.3 Cha Res 6.1 | Simulation Analysis and Hardware Implementation Simulation in TIA Portal 5.1.1 Algorithm to Develop RLL 5.1.2 Input/Output Mapping 5.1.3 RLL for Chiller Automation 5.1.4 Configuration of Controller in TIA Hardware Implementation 5.2.1 Process Block Diagram with PLC 5.2.2 Control Panel Building Summary apter 6 sults and Discussions Simulation Result Analysis | 32 32 36 37 41 43 44 44 47 |
| Sim 5.1 5.2 5.3 Cha Res 6.1 6.2 | Simulation Analysis and Hardware Implementation Simulation in TIA Portal 5.1.1 Algorithm to Develop RLL 5.1.2 Input/Output Mapping 5.1.3 RLL for Chiller Automation 5.1.4 Configuration of Controller in TIA Hardware Implementation 5.2.1 Process Block Diagram with PLC 5.2.2 Control Panel Building Summary apter 6 sults and Discussions Simulation Result Analysis Summary | 32 32 36 37 41 43 44 44 47 48 50 |
| Sim 5.1 5.2 5.3 Cha 6.1 6.2 Cha | Simulation Analysis and Hardware Implementation Simulation in TIA Portal 5.1.1 Algorithm to Develop RLL 5.1.2 Input/Output Mapping 5.1.3 RLL for Chiller Automation 5.1.4 Configuration of Controller in TIA Hardware Implementation 5.2.1 Process Block Diagram with PLC 5.2.2 Control Panel Building Summary apter 6 Sults and Discussions Simulation Result Analysis Summary apter 7 | 32 32 36 37 41 43 44 44 47 48 50 |

| References | 53 |
|------------------|----|
| 7.2 Future Scope | 52 |
| 7.1 Conclusion | 52 |

Plagiarism Report

LIST OF FIGURES

| Fig No. | Figure Name | Page No. |
|---------|---|----------|
| 2.1 | General diagram of Chiller Plant (HVAC System) | 7 |
| 2.2 | Control System in Chiller Plant | 8 |
| 2.3 | Structure of PLC | 9 |
| 2.4 | Monolithic and Modular PLC | 11 |
| 2.5 | PLC and I/O Rack Network | 11 |
| 2.6 | Remote I/O Rack | 12 |
| 2.7 | Classification of I/O Modules | 12 |
| 2.8 | Discrete AC Input Module | 13 |
| 2.9 | Discrete AC Output Module | 13 |
| 2.10 | Sections of PLC Processor | 14 |
| 2.11 | PLC Power Supply – Siemens S7-300 | 15 |
| 2.12 | PLC Program Scan Cycle | 15 |
| 3.1 | Methodology in General | 17 |
| 3.2 | PLC Logic Design Process | 19 |
| 3.3 | Chiller Plant Operational Flow Chart for Starting | 20 |
| 3.4 | Chiller Plant Operational Flow Chart for Stopping | 21 |
| 3.5 | Control Block Diagram | 22 |
| 4.1 | Simatic S7-400H PLC | 25 |
| 4.2 | TIA Portal Product Overview | 26 |
| 4.3 | Control System Architecture | 30 |
| 4.4 | PLC Panel Switchgear Connection | 31 |
| 5.1 | Algorithm for Temperature Comparison | 33 |

| 5.2 | Algorithm for Starting a Chiller | | | |
|------|---|----|--|--|
| 5.3 | Algorithm to Stop a Chiller | | | |
| 5.4 | Delay for Chillers | | | |
| 5.5 | Start Trigger Generation | 36 | | |
| 5.6 | Stop Trigger Generation | | | |
| 5.7 | Sorting Chillers | | | |
| 5.8 | Start Command | 39 | | |
| 5.9 | Stop Command | 40 | | |
| 5.10 | TIA Software Components Selection Screen | 41 | | |
| 5.11 | Controller Selection Screen | 41 | | |
| 5.12 | Power Supply Module Selection Screen | 42 | | |
| 5.13 | Communication Module Selection Screen | 42 | | |
| 5.14 | CPM Overall Representation | 43 | | |
| 5.15 | PLC Control Panel | 45 | | |
| 5.16 | HMI Screen on Control Panel | 46 | | |
| 6.1 | Simulation for Mode Selection Logic | 47 | | |
| 6.2 | Simulation Monitor Screen | 48 | | |
| 6.3 | HMI Screen & Faceplate for Mode Selection | 49 | | |

LIST OF TABLES

5

| Table No. | Table Name | Page No. |
|-----------|--------------------------|----------|
| 4.1 | IO Scheduling | 27 |
| 4.2 | IO Module Selection | 27 |
| 4.3 | Controller Specification | 28 |
| 4.4 | IO Module Specification | 28 |
| 5.1 | IO Symbol Table | 35 |
| 5.2 | Panel Components | 44 |

GLOSSARY

| CPM | : | Chiller Plant Manager | | |
|-------|-----|---|--|--|
| DDC | : | Direct Digital Control | | |
| FBD | : | Function Block Diagram | | |
| GUI | : | Graphical User Interface | | |
| HVAC | : | Heating Ventilation Air Conditioning | | |
| IEC | : | International Electrotechnical Commission | | |
| IL | : | Instruction List | | |
| LD | : | Ladder Diagram | | |
| PLC | : | Programmable Logic Controllers | | |
| RLL | : | Relay Ladder Logic | | |
| SCADA | = / | Supervisory Control and Data Acquisition | | |
| ST | 1.3 | Structured Text | | |
| TIA | 1:5 | Totally Integrated Application | | |
| UPS | R | Uninterruptable Power Supply | | |
| VFD | : | Variable Frequency Drive | | |
| | | | | |
| | | | | |
| | 1 | 1. 5/ | | |
| | | STIN | | |
| | | TUTY | | |
| | | | | |

Chapter 1

INTRODUCTION

Buildings are responsible for over 40% of the nation's electricity consumption and 30% of the nation's greenhouse gas emissions. Commercial real estate has always been classified as a designated consumers and it is imperative for estate operators to adhere minimum building energy consumption norms. Energy used in buildings is used for lighting, comfort-fanning/air circulation, conditioning space cooling and heating, elevators, and water pumps [1]-[2].

Heating, Ventilation, and Air Conditioning (HVAC) systems frequently consume the most energy in commercial buildings. More than 60% of the energy used in a typical office building is produced by the HVAC system [2]. In both household and commercial settings, air conditioners have become a crucial necessity. The current air conditioning system utilised in colleges and businesses uses more electricity. Each individual air conditioner in a building at a school or company needs a fan, a compressor, and refrigerant gas. Each block needs to have each of these components installed separately, this increases power consumption and causes maintenance issues. These drawbacks were overcome by using chiller plant, in both commercial and home settings, chiller units have become a necessity. Automating it is possible using Programable Logic Controller (PLC) and Supervisory Control and Data Acquisition (SCADA) [3]-[10].

The chiller plant element of HVAC systems is a central air-conditioning system for a building or group of buildings. Chiller plants are composed of numerous mechanical components. Through the distribution system, chilled air from the chiller is distributed throughout the entire structure. An air duct and fan make up the distribution system, that transports air to its location. The chiller plant system, comprises of chillers, pumps, cooling towers, and other electromechanical equipment, is the component that consumes the most energy [10]-[23].

Different kinds of control strategies are available to manage, control and monitor these chiller plants. PLC and SCADA are easily used as automation tool in Chiller plant. The HVAC control system uses a variety of instruments and sensors to collect data from the plant, such as temperature and pressure, and transmit it as an input to the controller. The controller then outputs a digital or analogue signal via a PLC based on predetermined control logic [24]-[33]. In order to direct and manage the necessary cooling area, PLC is finally used as hardware.

1.1 Overview

Air conditioners and Chiller Units have become an essential requirement in industrial and domestic environments. Industrial automation tools, on the other hand, offer a wide range of applications for controlling and monitoring machinery, power systems, vehicles, telecommunications systems, etc. By initiating an automation process, it improves the benefits by managing and controlling those plants [9].

PLC and SCADA are common automation tools in the HVAC industry. The IEC standard, enables the programmer to use multiple programming languages in the same PLC, is the primary benefit of using PLC-based automation because it eliminates the need for proprietary implementation and allows for the efficient implementation of various tasks using the most appropriate language. Hence for recommissioning, troubleshooting and rescheduling is no challenge [10].

In this work, PLC and SCADA are used to monitor and manage the Chiller Plant for a building's more noticeable operation. PLC is utilised as hardware at the remote end to monitor and read field instruments for the predetermined temperatures, pressures, and other parameters as well as to control the Chiller equipment in accordance with predetermined instructions. The ladder logic created for PLC S7 400H programming is deployed for remote monitoring and control of the plant's numerous chiller units. By creating Graphical User Interfaces (GUI) utilising TIA portal software, SCADA/HMI may be operated remotely.

1.2 Specific Details

Air Cooled Chillers are used for the CPM, chillers are allocated on the roof of the building and the pumps room. Plants produce and supply 5.5 °C chilled water to the connected buildings and the design return temperature of the chilled water is 12.2 °C. Air Cooled Chillers plant classified with the 15 Chillers, 11 Primary pumps, 5 Secondary pumps, BTU meter, Modulating valve, Pressurization Unit, and Chemical treatment unit.

The Simatic S7-400H controller has been used to automate the process with the rated supply of 24V DC, achieved by implementation of SMPS for the input voltage of 230V. The input output configuration pins available are 140 AI, 101 DI, 37 AO, and 31 DO. The IO points is connected to the controller through additional remote IO modules. The communication has been established between electrical panel with controller and the local SCADA i.e., HMI using 2 Ethernet switch.

1.3 Literature Review

All businesses and sectors are embracing the global trend of industrial automation. Numerous technologies are used in automation, including wireless applications, robots, telemetry, process calibration, sensors, control systems, and professional systems. Control systems are used in automation to operate many devices with little or no human involvement [1]-[4].

LabVIEW, PLC, Python, and other development tools are frequently used in automation. Because it is dependable, simple to use, and more affordable than other types of automation, the PLC is employed in the majority of applications [4].

The concept of PLC originated over a hundred years that transformed the industrial sector. The application of PLC is not just restricted to industries but also in different segments such as metro automation, including inputs from systems such as HVAC, Lifts Escalators, UPS and Fire Alarm and Detection System etc. this has been also set at Taipei City Mass Rapid Transit [5]-[12].

It is suggested that PLCs be used to manage the energy used by different loads in residential and commercial facilities. The increased use of electrical appliances and technological systems in modern homes and businesses necessitates more controls. The entire distributed control system has a hierarchical architecture, and PLCs use common building automation communication protocols to communicate with the energy system and controls [13].

A typical chiller plant consists of a number of coolers, cooling towers, water pumps, and additional components. It is a big, intricate, and linked system (e.g., refrigerator containing a condenser, evaporator, and compressor, etc.). Through efficient refrigeration compression cycles, chiller plants cool buildings [14]. Compressors, pumps, and fans are only a few of the chillers' motor-driven HVAC system components. Therefore, it is crucial to increase the energy efficiency of the fans, compressors, and pumps in the HVAC system, that is achieved in a variety of ways [15].

In the past, chiller plant operations were frequently governed by rules. For instance, the coolant supply temperature is constant, and there are only as many active chillers as necessary to provide the cooling requirements. The relationship between the chiller cooling load and the chiller/condenser supply temperature is nonlinear. Due to the chillers' poor effectiveness at maintaining a steady supply temperature, energy is squandered, and occasionally two chillers use less energy than one. Consequently, optimising the chiller plant is essential for energy savings

[14].

Multiple set points, primarily temperatures and flow rates, are adjusted for the chiller plant to be optimised and controlled. It is necessary to comprehend specific system components (pumps, control valves, etc.), use sensors (temperature, flow, differential pressure, etc.), and use appropriate control algorithms to measure, verify, and control the operation of the chiller plant. [14]-[17].

Today, these set points are kept unchanged or applied by simple rules of reset. This usually happens using a PLC. The whole process of this framework is such as opening and closing the valve, improving the VFD-cantered chiller plants and compressor motor and the level of fluid that regulates the tank using sensors [18]-[20]. In [23] all the hardware components being used are discussed and its control in the system are shown, as well as a program for Siemens PLC has been developed using TIA portal.

A supervisory MPC technique that incorporates the closed loop dynamics of the heating and ventilation subsystems is developed [21] in order to further enhance control performance and building energy efficiency. Another method is optimising a building that is already in use by changing the information in the existing controller's Building Information Model (BIM), has been used to construct control methods for the performance [22].

PLC logic design has been covered in [24]-[33] for different process applications. Studying documents like the Control Philosophy, Logic Flow Chart, IO list, specification, and architecture is the first step in the process. According to the aforementioned documents, the creation of the PLC process starts. After then, the evaluation of the controller's performance and verification of its safety standards starts with the inspection and authorization. A Similar approach has been used for automation of a chiller and ladder logic have been developed for controlling the pumps and heat exchanger system. Based on this methodology this project work has been carried out.

1.4 Motivation

Modern architecture is a multi-vector power system with observable outcomes, numerous challenges, and operational/control objectives. Control issues are a serious issue in the real estate sector. Due to the low efficiency of the chillers, energy is lost, and occasionally, the energy consumption of two chillers is less than that of one chiller. Therefore, optimising the chiller plant is essential for energy savings, and doing so is made easier by automating the procedure using PLCs.

Hence the main motivation is to maximize the process efficiency, optimize, avoiding the operator alienation and keep the plant safe through automated system with PLC logic and HMI/SCADA screen to monitor and control the process.

1.5 Problem Definition

In accordance with the motivation the problem statement of the project is to design system architecture and develop PLC Logic & SCADA system for chiller plant automation.

1.6 Objectives

The main objective of the project is,

- To efficiently automate the Chiller system of the building by designing system architecture.
- To develop PLC logic for the control of different functional parts of chiller system.
- To develop SCADA/HMI graphics as per the control philosophy.
- To develop PLC & SCADA, using TIA portal and WinCC software- Siemens.

1.7 Organization of Report

The report is organised in the chapter wise as mentioned:

Chapter 1: Introduction

Chapter 1 deals with the introduction of the project and relevant literature survey. It also includes objectives of the project, motivation, problem statement and organization of the report.

Chapter 2: Chiller Plant Automation

Discusses basic concepts of Control system and automaton of CPM, Programmable logic converters, Siemens S7 400H PLC and HMI TP1500

Chapter 3: Methodology and Block Diagram

This chapter consists of the methodology and the basic block diagram that is adopted in the automation of Chiller Plant.

Chapter 4: Specification and Design

Explains in detail the selection of controller, Inputs/Outputs used to configure the controller and I/O Modules. The specification of the Controller, IO Module is provided in the chapter along with System Architecture.

Chapter 5: Simulation Analysis and Hardware Implementation

Provides the Algorithm, IO Mapping, HW Configuration and Ladder Logic program developed for automation of Chiller Plant. The details of hardware implementation are also discussed.

Chapter 6: Results and Discussions

Discusses about the HMI results of the controller operation and hardware results for the same.

Chapter 7: Conclusion and Future Scope

Includes the overall conclusion drawn from the project and the future works that are possible to carried out, Followed by References consisting of list of papers referred for understanding and analyzing the project work.



Chapter 2

CHILLER PLANT AUTOMATION

The chapter explains about the Chiller Plants and its components, control system involved in Chiller Plant automation, Programmable logic controller, its basic system architecture and operation, and overview on SCADA/HMI.

2.1 Chiller Plant

Systems for heating, ventilation, and air conditioning control the comfort levels in a variety of indoor spaces. As a part of the HVAC system, a chiller unit is a centralised system that cools the air in a building or group of buildings and provides air conditioning. Over 35% of structures larger than 100,000 square feet use chillers, according to the Energy Star website of the federal government [6].

Despite the fact that chillers, or condensing units, perform the majority of the airconditioning work, chiller plants are made up of several mechanical devices. In order to deliver chilled water to cool buildings through heat transfer, the chiller plant includes chillers, cooling towers, and primary as well as secondary pump subsystems, as depicted in Figure 2.1.



Figure 2.1 General diagram of Chiller Plant (HVAC System)

A distribution system distributes chilled air from the chiller throughout the entire structure. A metal duct that guides the air to its destination and a fan that blasts air make up the distribution system. Today, many chiller units also have VFDs, this offer better control than simply switching a number of condensing units on and off. To minimise temperature disparities, cooling towers are also employed to cool the air before it enters the chiller.

2.2 General Control System in Chiller Plant

The control system for the chiller plant is made up of a variety of tools and sensors that gather information from the chiller plant, such as temperature and humidity, and feed it into the controller, then it produces a digital or analogue signal depending on established control logic. The plant contains temperature sensors and manually operated duct dampers for controlling the flow of air entering and exiting the building. Fresh air is brought into the plant by the supply air duct, hot air is collected by the return air duct, and hot air is sent outside by the outside duct. An air-cooling system consists of mechanical components like an exhaust fan, a cooling tower, and an air handling device. To maintain the proper temperature and humidity in the building, PLC controls plant equipment [5],[11]. Figure 2.2 depicts this system, it uses sensors placed area-by-area to read process parameters for monitoring.



Figure 2.2 Control System in Chiller Plant

The term DDC (Direct Digital Control) refers to the automatic conception of reading sensory data, processing data on a digital domain, and intelligently managing actuators. DDC is a microcontroller-based system as a result; all components are located on a single chip and are digitally controlled via multiplexers and analog-to-digital data converters, as evidenced by the statistics. To modify the system using its own control language, various DDC architectural developers have created a patented software. DDC technology presents a number of difficulties for the use, organisation, and coding of administrators [1].

A PLC is a small piece of hardware. It's made up of logic gates, a microcontroller, a basic CPU, and analog and digital interfaces. Each element is coded in any IEC languages, such as LD, ST, IL, or FBD, or a combination of languages. The fundamental benefit of the IEC standard for PLCs is that it allows programmers to utilise numerous programming languages in the same PLC, allowing diverse jobs to be implemented quickly using the most appropriate language. As a result, PLC-based control is appropriate for the project.

2.3 Programmable Logic Controllers

A Programmable Logic Controller, or PLC, is a robust computer used in industrial automation. PLCs are tools because they act as systems that store and execute control instructions when provided the necessary power [2]. For instance, the software might use logical arguments like "if button is pressed, open valve of pipe," etc.

The input interface, CPU, memory unit, and outgoing interface are the four fundamental parts of the PLC architecture depicted in Figure 2.3.



Figure 2.3 Structure of PLC

Depending on the inputs and outputs, a PLC monitors and record run-time data such as machine productivity or operating temperature, initiate and terminate processes automatically, generate alarms in the event of a machine failure, and do much more [8]. Practically any application benefits from the flexibility and dependability of PLCs as a control system.

PLCs have various features that set them apart from industrial PCs, microcontrollers, and other devices [3][4].

- I/O- The I/O module connects the PLC to the rest of the system, the CPU stores and executes programme data. These I/O modules feeds information to the CPU and cause specific outcomes. I/O is modules are digital and analogue. Sensors are one type of input device. Relays, lamps, valves, and actuators are examples of outputs in addition to switches and metres. PLC I/O are mixed and matched by users to create the ideal configuration for the application.
- Communications Connections to various kinds of systems may be necessary in addition to PLC input and output devices. Users exports application data produced by a PLC, for instance, to a SCADA system that manages numerous connected devices.
- HMI To communicate with the PLC in real time, need an HMI, or human machine interface. These operator interfaces are either big touch panels that resemble consumer electronics or straightforward text-based displays and keypads, but in both situations, users may view and input data into a PLC in real time.

Typically, PLC programmes are created on a computer before being downloaded to the controller. Ladder Logic or "C" programming is supported by the majority of PLC programming software [11]. A conventional programming language is ladder logic. uses logical "steps" that are read from left to right to simulate a design. Starting with a succession of inputs (contacts) leading to an input or output, each stage represents a distinct activity controlled by the PLC (coil). Ladder Logic is simpler to implement than many other programming languages due of its visual character.

2.3.1 Input/Output Module

Each PLC reads inputs from physical sensors like switches and encoders, interpret those signals, and operate physical controls like solenoids, valves, and motors.

An I/O or I/O function is the common name for this. Whereas modular (rack) PLCs employ external circuit boards or cards to provide programmable I/O capabilities, monolithic (brick) PLCs have a fixed number of built-in I/O functions. Both monolithic and modular PLCs are depicted in Figure 2.4.



Figure 2.4 Monolithic and Modular PLC

Instead of monolithic PLC designs, pluggable I/O boards have a number of benefits. First and foremost, replacing individual I/O boards rather than the complete PLC is simple in the event of a breakdown. For customised applications, particular I/O boards are used, such as discrete cards for uses involving lots of on/off inputs and outputs or analogue cards for uses involving lots of 4 to 20 mA signals, etc.

A specific digital network, like the one in Figure 2.5, is typically used to connect the host PLC to remote I/O racks since it may physically traverse a considerable distance.



Figure 2.5 PLC and I/O Rack Network

I/O modules are positioned close to field devices in PLC systems, as depicted in Figure 2.6, to reduce the amount of wires needed. Through the communication module, the processor transmits the signal to the output module after receiving it from the remote input module [34].



Figure 2.6 Remote I/O Rack

Connecting several PLCs together is another approach to expand the system; each PLC has a separate CPU and rack. One PLC is set up to read data from and/or write data to another via communication standards, by employing the other PLC as an extension of its I/O.

The classification of PLC I/O modules is based on signal type, Figure 2.7. There are two types of signals: separate and continuous. The I/O module is divided into two main parts depending on the signal.



Figure 2.7 Classification of I/O Modules

An input interface module takes a signal from a machine or process device (such as 220V AC) and converts it into a signal that are used by the controller (such as 5V DC), or a processor output interface module converts a signal from the controller. Alternatively, connect the processor (eg 5VDC) with an external signal (e.g. 220VAC) used to control a machine also the process.

Figure 2.8 displays a condensed block diagram of the input module. In a PLC system, input modules carry out four key functions [34].

- Recognize when a signal is received at the machine input from the sensor.
- On the PLC, convert the input voltage to the appropriate voltage level.
- Protect the PLC from input signal voltage or current variations.
- Finally, it sends a signal to the PLC.



Figure 2.8 Discrete AC Input Module

The output module serves the same purposes as the input module, with the exception that it communicates with the output load in the opposite order. The block diagram of the output module is shown in Figure 2.9. Two portions are present, two power sections and one part of logic.



Figure 2.9 Discrete AC Output Module

2.3.2 Central Processing Unit (CPU)

A PLC CPU is comparable to the CPU of a personal computer, that manages all of the computer's operations. from receiving signals to sending them, or performing control and logic operations. Similar to that, the PLC CPU manages all of the PLC's operations and circuits. The PLC's primary component is this. The central processor unit and memory make up the CPU. The processor is in charge of carrying out all required tasks, including calculations and data analysis, by taking inputs and producing the necessary outputs [34]. Random-access memory (RAM) and read-only memory make up the majority of memory (ROM). Sections of a PLC processor are shown in Figure 2.10.

The CPU is integrated into a single fixed unit. Modular rack types frequently employ PLC and rack type modules. Different manufacturers use the words CPU, Controller, and Processor to refer to the same module, all of it serve roughly the same purposes.



2.3.3 Power Supply

The input and output units are connected to the back plane of the frame by the PLC controller power supply, this also supplies the CPU with a sizable amount of power (often 5V DC). There are various types of energy sources. The power source transforms 230V AC or 115V AC into active voltage (direct current) for input and output power circuits, memory, and processors.

PLC electrical appliances are usually built to withstand temporary power outages without interrupting the PLC process. The amount of time PLC tolerates power loss is called the holdup time and usually ranges from 10 milliseconds to 3 seconds.

Other modules attached to the rack get DC power from the power supply, as shown in Figure 2.11. Power supplies typically do not power field devices in large PLC systems. An external current (AC) or direct current (DC) current is used to power field equipment in large systems. Field devices are powered by power supplies in some PLC sub-systems. PLCs, transfer modules, sensors, proximity switches, solenoid sensors, thermal sensors, load sensors, and HMI supply are all be enabled by SMPS [8].


Figure 2.11 PLC Power Supply – Siemens S7-300

2.3.4 Operation of PLC

The PLC's operation is briefly illustrated in Figure 2.12, where the processor reads all inputs, calculates values from them, and then energises or de-energizes the outputs in accordance with the user programme. The programme scan cycle is the name of this procedure [34].

The PLC receives info from connected sensors or input devices, looking at the inputs and outputs. PLC stands out for its application in industries for its robustness, and flexibility to operate in any environment with the Human-machine interface interconnected for Supervisory control from remote stations. The Programmable Logic Controller accepts the inputs from field devices connected to control the operation of particular applications such as sensors, motors, starters, Variable Frequency Drives, and feedback movements from cylinders or pushbuttons.



Figure 2.12 PLC Program Scan Cycle

The Input addressing is created in the memory of the controller for each feedback from the field devices. Tags are provided for each input and output to configure the controller for the implementation. In each scan cycle, the input is read and forwarded to the controller.

Programming languages available like structured text, ladder logic, basic C, and Ladder logic is opted to program due to its simplicity. The program is run based on the input feedback and output is generated to run the interfaced application. The communication is established between the graphical interface and PLC panel using the Ethernet switch or RS232 cable based on the distance of communication.

The output is displayed on the graphical interface screens developed and designed in the Human-machine interface system. The manual corrections are made through these screens and task is made simpler by providing easy access.

2.4 SCADA/HMI Overview

Supervisory Control and Data Acquisition, or SCADA systems are used to monitor and manage industrial facilities or machinery, including those for transportation, water and waste management, power, and oil and gas refining. These systems comprise a central host and terminal operators, as well as data transfer between a number of Remote Terminal Units (RTUs) and/or PLCs and a central SCADA computer [7]. The SCADA system gathers data (such as a pipe leak), transmits it back to the central location, and notifies the home channel that it is leaking simultaneously carrying out the required analysis and control, such as determining the importance of the leak and organising the data logically and in an orderly fashion.

SCADA is used for remote operation by creating a Graphical User Interface (GUI) for selecting devices such as chillers and pumps and monitoring. HMI are designed just like that; the connection between user and machine. However, HMI is more focused on production systems and control processes. Real-time data acquisition and a visual representation of the control system are provided by HMI.

2.5 Summary

This chapter provided an overview on control systems in chiller plant application and it has been explained that PLC based control is better than DDC. A brief explanation on parts of PLC, operation of PLC, SCADA and the HMI was also discussed.

Chapter 3

METHODOLOGY AND BLOCK DIAGRAM

According to the methods now employed by the automation industry, this chapter discusses methodology and block diagram for the proposed scheme. This procedure is explained in detail in this chapter. The methodology helps to understand design flow of PLC logic development. And the block diagram provides a clear idea on the working process of a chiller plant.

3.1 Methodology

Figure 3.1 shows the flow diagram of the proposed scheme with various modules: I) Literature Survey; II) Design & Selection of Components; III) PLC & HMI Logic Development; IV) Simulation Analysis; V) Hardware Implementation; and VI) Performance Analysis. The operation of these modules and the overall proposed method is described in Figure 3.1.



Figure 3.1 Methodology in General

The proposed technique requires Literature Survey, Module-I is carried out for understanding the control process and working of chiller plants for HVAC application, selection of components for electrical panel design and programmable logic controller selection.

Module-II (Design & Selection of Components), Documents like the Control Philosophy paper, Logical Flow Chart, IO list, specification, and structure form the basis of the PLC design process. According to the aforementioned documents, the creation of the PLC process starts. To determine the specifics of the PLC, the control philosophy becomes a useful document. Piping and Instrumentation Diagram (P&ID) is used by HVAC engineers to determine control philosophy. P&ID is an AutoCAD plant-based layout that succinctly identifies the location, label, and total number of tools. With reference to the design guidelines for HVAC and P&ID, the engineer suggests a regulation philosophical document. P&ID describes a concept of the Panel area and cable line. The input output (IO) list is created using the control philosophy.

In module-III (PLC & HMI Logic Development), Engineers begin working on the Logic Flow Chart once the control philosophy has been finished and finalised. Ladder logic is based on a document called a logic flow chart. On the basis of a logic flow chart, PLC application developers create a wide variety of control logic.

In module-IV (Simulation Analysis), Based on the Logic flow chart ladder logic program is written and the code is developed and same is analysed for any coding errors. After the simulation analysis has proper results it moves to next module-V.

In module-V (Hardware implementation), After each document mentioned in module II has been approved, PLC panel manufacture begin. The next phase, known as testing and commissioning of module-VI, is initiated after all components have been successfully installed and assembled in the PLC box's cabinet.

In Module VI (Performance Analysis), thereafter inspections and authorizations are assessed for operational suitability and to ensure safety requirements. Initially verification engineers look at security-related parameters and then evaluate the performance of the PLC panel.

The PLC design flow is shown in Figure 3.2. The relevant diagram and description of the suggested methodology are used to explain a portion of this section.



Figure 3.2 PLC Logic Design Process

3.2 Block Diagram

Figure 3.3. shows the flow chart of the working operation of the chiller plant, based on this sequence of operation the logic flow chart for the plc is developed.





Development of PLC Logic and SCADA System for Chiller Plant Automation

The operation of sequence of chillers generates idea for the control philosophy. Chiller equipment is controlled and monitored from the plant control system that is PLC and HMI. The sequence is as, first select the pump, chillers and valve, are to operate. Always 2 chillers, 1 primary pump, 1 secondary pump (anyone turned off chiller from many is started), on the minimum run hour basis, runs to maintain the temperature of the building, every 48 hrs pump and chiller then changes the duty. Then temperature is measured between the set point and return line, if the difference is high any one pump is started and after that inlet valve and return valve are opened. Again, the temperature difference is measured and if high any 1 chiller is started and if low then chiller is stopped, the difference in temperature is measured continuously. If the temperature difference at the first stage is low that meaning temperature is continuously decreasing then any one chiller is shut off and after it is stable the pumps and valve are closed. In case of any emergency or at time the chiller is unhealthy, emergency stop is provided.

The block diagram for the project application is shown in Figure 3.4.



Figure 3.5 Control Block Diagram

PLCs are computers that are especially made to function dependably in challenging industrial environments, such as hot, damp, dry, and/or dusty circumstances. PLCs are utilised to automate industrial processes like the production line of a manufacturing facility, a metal processing plant, or a wastewater treatment plant. According to the kind of production and industry, Programmable Logic Controllers continuously monitor input values from various input sensors and generate compatible output.

SCADA systems are used in a variety of applications to monitor and manage distant devices and processes. The PLC is used as a process controller in SCADA systems so that its connected to them via networks. By creating Graphical User Interface (GUI) for the selection of equipment like chillers and pumps as well as for monitoring, SCADA is utilised to operate remotely [7].

Chiller plants use a lot of energy and could experience disastrous catastrophes. To guard against destruction and human casualties, reliable and cutting-edge security measures are crucial. Although safety is the first priority, having an Emergency Shutdown (ESD) system that is intended for availability is crucial in today's climate. Hence for this purpose Siemens S7-400H PLC is used, because of its powerful, fault tolerant and failsafe automation control. For more safety a redundant architecture is designed Redundancy is essential for ESD systems and it is not considered only for CPU. Based on the specification of ESD systems, redundancy existed on power supply, communication module, network, and IO modules.

The PLC system's power requirements are met by the power supply module. the necessary CPU and I/O module from the available AC power to the requisite DC power. Usually, a 24V DC source is used to power the PLC. Several PLCs only utilise one power supply. Reading the sensor input data, processing it, and then sending the command to the control devices in this manner the CPU works [34].

Input devices like chiller, valves, relays, pumps, start/stop buttons, switches, etc. Through the use of a microprocessor, the I/O module supports input and output devices. The PLC output module functions similarly to the input module, with the exception of the retrieval phase. It combines the processor and output load.

3.3 Summary

In this chapter the methodology employed for the project was discussed along with the block diagram for chiller plant process, that would be helpful to design logic flow chart and control philosophy. Network block diagram was also been discussed, for the control Process, with Simatic S7 400H control system, local SCADA.

Chapter 4

SPECIFICATIONS AND DESIGN

The chapter provides the specification of S7-400 controller, IO modules, SMPS and selection of components. The design details of IO mapping, controller configuration in TIA Portal and SMPS is also explained.

4.1 Selection of Components

The design of programmable logic controllers takes into account many input and output settings, a wide temperature range, protection from electrical noise, and protection from vibration and impact. System programmers are often used to control and utilize battery-backed or fixed memory to store equipment and production process equipment. System discharge is an example of a real-time system because it is controlled by PLC in terms of input. Thus, PLC are digital computers designed to control the machine [8].

It is designed for industrial application, unlike personal computers, and is available with unique input/output interfaces and a control programming language. There are a number of fundamental factors to take into account when choosing the PLC to utilize for automation tasks, including the PLC's make, size, number of I/O channels, memory, scan time, and cost.

4.1.1 Simatic Controller

Different PLC Make available in the market are, Siemens, Rockwell, Schneider, Omron, Emerson Electric, Keyence, ABB, Bosch, Hitachi.

Siemens SIMATIC controllers provide more than just powerful hardware for controlling various machines and plants. SIMATIC controllers' capability is constantly being supplemented with new features. Since many years, PLCs have dramatically changed. Today's PLCs are light years ahead of its predecessors in terms of everything from graphical user interface to wireless networking to machine learning. PLCs are now customised by engineers to match the requirements of specific applications [32].

SIMATIC controllers are therefore the ideal foundation of innovative solution and essentials component of totally integrated automation approach.

SIMATIC modular PLCs are optimized for control tasks and is adapted to meet application requirements by adding modules. Siemens various controllers are,

- SIMATIC S7-300
- SIMATIC S7-400
- SIMATIC S7-1200
- SIMATIC S7-1500
- SIMATIC ET-200 with integrated CPU.

4.1.2 Simatic S7- 400 PLC

The SIMATIC S7-400H contains solutions for usage in challenging environmental conditions and is intended for system solutions in the sectors of production and process automation. For data-intensive operations, that is particularly prevalent in the process industry, this process controller is suitable. Figure 4.1 shows the S7-400H controller. It provides a fault-tolerant automation system that minimizes the potential for production downtime to nearly 0%. Therefore, these devices play an important role in achieving maximum productivity and are expensive [33].



Figure 4.1 Simatic S7-400H PLC

The SIMATIC S7-400H is: Powerful, Fault tolerant, Failsafe. The following parts make up the SIMATIC S7-400H:

- Two distinct UR1/UR2 central controllers or two sections on a single divided central controller for the central controllers (UR2-H).
- Sync modules for connecting each central controller to the other device using fibre optic cable.

- One of each type of CPU (412-5H, 414-5H, 416-5H, or 417-5H) for each central controller.
- The central controllers' S7-400 I/O modules.
- Expansion units UR1/UR2/ER1/ER2 and/or ET 200M distributed I/O devices with I/O modules

4.1.3 TIA Portal

An engineering framework for building adaptable automation solutions across all industries and application domains is made available by the Totally Integrated Automation Portal (TIA Portal). The TIA portal helps engineers save time, money, and effort on everything from design to commissioning, operation, maintenance, and automation system updates. The basic software STEP7, WinCC, SINAMICS Startdrive, SIMOCODE ES and SIMOTION SCOUT TIA are integrated into the TIA portal. Figure 4.2 shows the scope of TIA software. The TIA portal enables smooth communication between the following automated equipment: drives, PLCs, HMIs, and PROFINET-capable devices [19].



Figure 4.2 TIA Portal Product Overview

The TIA Portal's SIMATIC STEP7 software is a powerful tool for configuring, programming, testing, and diagnosing all modular and PC-based SIMATIC controllers.

4.1.4 IO Point Scheduling

I/O Point Scheduling is the important factor in the selection of controller, Simatic controllers are chosen depending on the inputs and outputs. Following Table 4.1 shows the number of inputs

and output points and the corresponding controller and I/O modules selected for the mentioned specification.

| | Table 4.1 IO Scheduling | | | | |
|-----|-------------------------------------|-------|-----|--------|----|
| SN. | EOUIPMENT SCHEDULE | INPUT | | OUTPUT | |
| 011 | | AI | DI | AO | DO |
| 1 | CHILLER 1 TO 15 | 105 | 45 | 30 | 15 |
| 2 | CHILLER COMMON POINTS | 7 | 0 | 2 | 0 |
| 3 | CHILLED WATER PUMPS 1 TO 11 | 11 | 33 | 0 | 11 |
| 4 | CHILLED WATER PRESSURIZATION UNIT | 6 | 8 | 0 | 0 |
| 5 | SECONDARY CHILLED WATER PUMP 1 TO 5 | 11 | 15 | 5 | 5 |
| | TOTAL | 140 | 101 | 37 | 31 |

The controller is configured based on number of inputs and output points selected according to the application requirement. Table 4.2. shows the selection of IO modules based on IO Points calculated.

Table 4.2 IO Module Selection SN. **RIO** Part Description Make Qty 8 1 **DI** Cards DI 16x24VDC ST Siemens 2 **DO** Cards DQ 16x24VDC/0.5A ST Siemens 3 3 AO Cards AQ 4xU/I ST Siemens 12 4 AI Cards AI 8xI 2-/4-wire BA Siemens 16

4.1.5 HMI TP 1500 Comfort

The SIMATIC HMI Comfort Panel is designed to implement powerful visualization applications at the machine level. WinCC allows for smooth integration of these SIMATIC HMI comfort panels into the TIA interface.

4.2 Specification Details

The specifications required to carry out the project to automate the Chiller Plant with the implementation of Programmable logic controller is discussed in the following sections.

• Controller Specification

The S7-400H controller is chosen for the proposed work to suffice the requirement of chiller process. Table 4.3 shows the details of controller specification.

| Controller Parameter | Specification |
|---------------------------------------|---|
| Rated Value DC | 24V / 48V / 60V |
| Permissible range, lower limit (DC) | 19.2V |
| Permissible range, upper limit (DC) | 72V |
| Rated Value at 24V / 48V / 60V | 4A / 2A / 1.6A |
| Current consumption (rated value) | 850mA |
| Work memory (CPU 412-5H PN/DP) | |
| • Integrated | 1 Mbyte |
| • Integrated (for program) | 512 kbyte |
| • Integrated (for data) | 512 kbyte |
| Memory Type | RAM |
| CPU processing times | |
| • for bit operations, typ. | |
| • for word operations, typ. | 31.25 ns |
| • for fixed point arithmetic, typ. | 31.25 ns |
| • for floating point arithmetic, typ. | 31.25 ns |
| | 62.5 hs |
| Digital channels | 121 |
| • Inputs 16 384 — of central 1 024 | |
| • Outputs 16 384 — of central | 1024 |
| MPI Protocol | Yes |
| Processing time for bit operation | 0.08 <mark>5µs/oper</mark> ation |
| Hardware configuration | 3 communication modules, 1 signal board, 8 signal modules |
| DI, DO, AI, AO | 14,10,2,2 |
| Encoder | 2 wire sensors |
| Interface type | PROFINET |

| Table 4.3 | Controller | Specification |
|------------|------------|----------------|
| 1 abic 4.5 | Controller | opectification |

• I/O Module Specification

The IO module is selected based on the controller calculation and the I/O list for the particular controller. Number of I/O modules is calculated on trial-and-error method as shown in Table 4.1 and Table 4.4 shows the IO module specification.

| Parameter | Specification |
|---|---------------|
| Load voltage L+ Rated value (DC) | 24V |
| Input current from load voltage L+ (without load), max | 80mA |

Table 4.4 IO Module Specification

| Digital inputs Number of DIs | 16 |
|--|---|
| Input delay (for rated value of input voltage) for standard inputs at "0" to "1", at "0" to "1", at "1" to "0", at "1" to "0", | min. 1.2 ms, max. 4.8 ms, min. 1.2 ms, max 4.8ms |
| Digital outputs Number of DOs | 16 |
| Output delay with resistive load "0" to "1", "1" to "0", | max. 100 µs, max. 500 µs |
| Switching frequency with resistive load, with inductive load | max. 0.5 Hz on lamp load, max. 100 Hz |

• SMPS Specification

The specifications of the SMPS are as follows:

| Input Voltage - | 230 V AC |
|-----------------------|----------|
| Output Voltage - | 24 V DC |
| Output Power - | 6.6 kW |
| Line Frequency - | 50 Hz |
| Switching Frequency - | 10 kHz |
| | |

4.3 System Design

Electrical control panel is a combination of electrical devices and switchgears used to power the PLC module and communication network to control the various equipment at the chiller plant.

4.3.1 System Architecture

Figure 4.3 shows a conceptual model that describes the structure and behaviour of multiple components and network devices, hardware of a control system. It shows the connection between PLC, HMI, IO racks and field equipment and control instruments.



4.3.2 Panel Design

An important part of control panel design is the switchgear components. switchgear components. Switching devices help operate electrical devices in a streamlined manner and protect them from damage from overloads and short circuits. Figure 4.4 shows the connections between the panel components.

• PLC Panel PSU

Power supply Unit (PSU) is selected based the connected load that is PLC, IO modules, field Instruments if required. Based on Simatic PLC a 24V DC and about 5A PSU is suitable for the design.

• Rating of MCB

Rating of MCB is 2 times the rating of module to be protected i.e.,

For 16 Digital inputs module with 0.5A rating, I = 0.5 * 2 * 3 = 3A

• Components for DI, AO, AI module

- i. SP MCB 2A x 1 No
- ii. 2.5 mm² terminal, 2Nos for each DI = 2*101 = 202
- iii. 2.5 mm² terminal, 2Nos for each AO = 2*37 = 74

- iv. 2.5mm² terminal, 2Nos for each AI = 2*140 = 280
- v. Shielded cable are used for AO, AI wiring

• Components for DO module

- i. SP MCB 2A x 1 No
- ii. 1×1 CO relay for each DO = 31
- iii. 2.5mm² terminal x 2Nos for each DO = 2*31 = 62



4.4 Summary

The specification of the controller and input/output module was been selected based on the application requirement, the robustness of the device and IO mapping. System architecture and panel design were also discussed in the chapter.

Chapter 5

SIMULATION ANALYSIS AND HARDWARE IMPLEMENTATION

The Ladder logic program for the automation of chiller plant is developed using totally integrated automation portal. The chapter includes the algorithm used at the backend, IO address mapping and program developed for automation and also provides the selection of controller from TIA Portal for the hardware implementation in the electrical panel.

5.1 Simulations in TIA Portal

The ladder logic program is written for the controller selected i.e., 412-5 H CPU in the Siemens TIA Portal.

5.1.1 Algorithm to develop RLL

The algorithm to develop the RLL for the proposed work is as follows with initially letting the 2 chillers, 1 primary pump and 1 secondary pump in ON condition (anyone turned off chiller is started of small capacity), on the minimum run hour basis, runs to maintain the temperature of the building. 12 chillers, each capacity 11.50 l/s. operates with 6 Duty +1 standby primary pumps, each pump capacity 23 l/s, with 5 secondary pumps, each pump capacity 68 l/s to match the flow always run 2 chillers and 1 primary pump. 3 chillers each capacity of 43.85 l/s. operates with 3 Duty +1 standby primary pumps with a capacity of 44 l/s, with 5 secondary pumps, each pumps, each pumps, each pump capacity 68 l/s to match the flow.

If the temperature difference is + 0.3°C, between the temperature setpoint, and return line temperature, there is no action take place. And if temperature difference is > 0.3 to +2.0°C, between the temperature setpoint and return line temperature, PLC now has to check the time if the temperature same or increasing then after 10 min. The next set of chillers (Anyone turned off chiller of small capacity is started), on the minimum run hour basis, if the temperature is continuously increasing between this difference, the turned off chiller starts through the same logic. After starting a new chiller, if temperature difference >+2.0°C, between the temperature setpoint (configurable from HMI) and return line temp, PLC now again checks the time if the temperature difference is same or increasing then after 10 min. The next chillers (anyone turned

off chiller of big capacity is started), on the minimum run hour basis, if the temperature is continuously increasing between this difference, the turned off chiller starts through the same logic.

If temperature difference $\langle =2.0^{\circ}$ C between the temperature setpoint and return line temperature then PLC checks if the temperature difference is same or decreasing even after 10 min. On the maximum run hour basis, one set of chillers (Any one turned on chiller of big capacity) is stopped. If the temperature is continuously decreasing between this difference, the turned-on chiller stops through the same logic. After stopped any previous chiller, if temperature difference 0.3 to +2.0°C, between the temperature setpoint and return line temperature, PLC again checks the time if the temperature difference is same or decreasing then after 10 min. The chillers (anyone turned on chiller of small capacity is stopped), on the maximum run hour basis, if the temperature is continuously decreasing between this difference, the turned-on chiller stops through the same logic. Algorithm for this comparison of temperature and sequence of operation is demonstrated in Figure 5.1, Figure 5.2 and Figure 5.3.



Figure 5.1 Algorithm for Temperature Comparison





5.1.2 Input/Output Mapping

In contrast to the modular design, that employs an external IO module connected to the PLC, the fixed PLC has an integrated IO configuration. The input interface module receives signals from the device or from the machine it is processing and transforms them into signals the controllers use. The PLC are usually able to identify the individual inputs and outputs. This is carried out by assigning an address to each input and output. On small PLCs, this is usually a number preceded by a letter indicating whether it is an input or an output.

IO mapping allows regular memory reads & writes to control a device. Process status information are transmitted to the system via the input interface. The IO Map, also known as the Data Table or Symbol Table, displays the addressing of memory regions set aside for userentered applications. The Table 5.1, details the Input and Output symbol table list for the controller,

| Table 5.1 IO Symbol Table | | | | |
|---------------------------|---------------|---------|-----------|--|
| Status | Symbol | Address | Data type | Comment |
| | ai | VAT 2 | | |
| | ALARM_DQ | SFC 107 | SFC 107 | Creating Acknowledgeable Block-related Message |
| | CH01_RUN_STS | I 0.0 | BOOL | CHILLER-01 RUN STATUS |
| | CH01_STR_CMD | Q 0.0 | BOOL | CHILLER-01 START/STOP COMMAND |
| | CH01_TRP_STS1 | I 0.1 | BOOL | CHILLER-01 TRIP-1 STATUS |
| | CH01_TRP_STS2 | I 0.2 | BOOL | CHILLER-01 TRIP-2 STATUS |
| | CH02_RUN_STS | I 0.3 | BOOL | CHILLER-02 RUN STATUS |
| | CH02_STR_CMD | Q 0.1 | BOOL | CHILLER-02 START/STOP COMMAND |
| | CH02_TRP_STS1 | I 0.4 | BOOL | CHILLER-02 TRIP-1 STATUS |
| | CH02_TRP_STS2 | 1 0.5 | BOOL | CHILLER-02 TRIP-2 STATUS |
| | CH03_RUN_STS | 1 2.0 | BOOL | CHILLER-03 RUN STATUS |
| | CH03_STR_CMD | Q 0.2 | BOOL | CHILLER-03 START/STOP COMMAND |
| | CH03_TRP_STS1 | I 2.1 | BOOL | CHILLER-03 TRIP-1 STATUS |
| | CH03_TRP_STS2 | 1 2.2 | BOOL | CHILLER-03 TRIP-2 STATUS |
| | CH04_RUN_STS | 1 2.3 | BOOL | CHILLER-04 RUN STATUS |
| | CH04_STR_CMD | Q 0.3 | BOOL | CHILLER-04 START/STOP COMMAND |
| | CH04_TRP_STS1 | 1 2.4 | BOOL | CHILLER-04 TRIP-1 STATUS |
| | CH04_TRP_STS2 | 1 2.5 | BOOL | CHILLER-04 TRIP-2 STATUS |
| | CH05_RUN_STS | 1 4.0 | BOOL | CHILLER-05 RUN STATUS |
| | CH05_STR_CMD | Q 0.4 | BOOL | CHILLER-05 START/STOP COMMAND |
| | CH05_TRP_STS1 | I 4.1 | BOOL | CHILLER-05 TRIP-1 STATUS |
| | CH05_TRP_STS2 | 1 4.2 | BOOL | CHILLER-05 TRIP-2 STATUS |
| | CH06_RUN_STS | 1 4.3 | BOOL | CHILLER-06 RUN STATUS |
| | CH06_STR_CMD | Q 4.0 | BOOL | CHILLER-06 START/STOP COMMAND |
| | CH06_TRP_STS1 | 1 4.4 | BOOL | CHILLER-06 TRIP-1 STATUS |
| | CH06_TRP_STS2 | 1 4.5 | BOOL | CHILLER-06 TRIP-2 STATUS |
| | CH07_RUN_STS | I 6.0 | BOOL | CHILLER-07 RUN STATUS |
| | CH07_STR_CMD | Q 4.1 | BOOL | CHILLER-07 START/STOP COMMAND |
| | CH07_TRP_STS1 | I 6.1 | BOOL | CHILLER-07 TRIP-1 STATUS |
| | CH07_TRP_STS2 | I 6.2 | BOOL | CHILLER-07 TRIP-2 STATUS |
| | CH08_RUN_STS | 1 6.3 | BOOL | CHILLER-08 RUN STATUS |
| | CH08_STR_CMD | Q 4.2 | BOOL | CHILLER-08 START/STOP COMMAND |
| | CH08_TRP_STS1 | I 6.4 | BOOL | CHILLER-08 TRIP-1 STATUS |
| | CH08_TRP_STS2 | 1 6.5 | BOOL | CHILLER-08 TRIP-2 STATUS |
| | CH09_RUN_STS | 1 8.0 | BOOL | CHILLER-09 RUN STATUS |
| | CH09_STR_CMD | Q 4.3 | BOOL | CHILLER-09 START/STOP COMMAND |
| | CH09_TRP_STS1 | I 8.1 | BOOL | CHILLER-09 TRIP-1 STATUS |
| | CH09_TRP_STS2 | 1 8.2 | BOOL | CHILLER-09 TRIP-2 STATUS |
| | CH10 RUN STS | 1 8.3 | BOOL | CHILLER-10 RUN STATUS |
| | CH10_STR_CMD | Q 4.4 | BOOL | CHILLER-10 START/STOP COMMAND |
| | CH10_TRP_STS1 | 1 8.4 | BOOL | CHILLER-10 TRIP-1 STATUS |
| | CH10 TRP STS2 | 1 85 | BOOL | CHILLER-10 TRIP-2 STATUS |

ble 5.1 IO Symbol Tabl

5.1.3 RLL for Chiller Automation

The section shows the Ladder logic for different network operation of the chillers in plant. Figure 5.4 shows the first network, it is a delay function for every cycle of operation the temperature information is collected.



Figure 5.5 Start Trigger Generation

As the temperature related information is collected the next network as shown in Figure 5.5 generates a start trigger for the chiller based on the inputs that has been provided from the HMI panel about the operating mode and the temperature range based on the setpoint temperature. Similar action takes place for the stop trigger generation as shown in Figure 5.6.



Based on start or stop trigger, chiller sorting function is called and accordingly the command to start or stop the sorted chiller, as shown in Figure 5.7, 5.8, and 5.9.



Figure 5.7 Sorting Chillers







5.1.4 Configuration of controller in TIA

The controller selected i.e., S7-400H is simulated in TIA portal with the IO modules configured as per the requirement of the project, were Inputs are 241 and Outputs are 68. The steps involved in selection of controller is as shown in Figure 5.10, 5.11, and 5.12

0

i

 (\mathbf{i})

 (\mathbf{i})

í





Figure 5.11 Controller Selection Screen

| SIEMENS | My Project - Project - C7 | | | |
|--------------------------|---------------------------------------|---|----------------|---------------------|
| SIEIVIENS | My riojects - rioject - 374 | Module selection | × | |
| | Search | | | 9 |
| Welcome | | SIMATIC S7-400 > Power supplies | | |
| \$ 4 | Special product properties | Compare Search term: Article name or art | i O | A 2 Messages |
| New Device | μ. | | | ٩ ـ |
| dez | | POWER SUPPLY PS407, 120/230V UC,5V DC/4A | (\mathbf{i}) | |
| | 1 2 3 4 5 6 7 | PS407 POWER SUPPLY,120/230V UC,5V DC/10A | (i) | |
| Projects | | | | |
| 0 ⁰ | | PS407 POWER SUPPLY, I 20/230V UC, SV DC/20A | (i) | |
| Configure | | POWERSUPP.PS407,UC120/230V,DC5V/10A,RED. | (\mathbf{i}) | |
| * | | PS405 POWER SUPPLY, DC24/48/60V, DC5V/4A | (\mathbf{i}) | |
| Views | | SIMATIC S7-400, PS 405 POWER | (\mathbf{i}) | |
| \ 1 / | | PS405 POWER SUPPLY, DC24/48/60V, DC5V/20A | (\mathbf{i}) | |
| Order list | • • • • • • • • • • • • • • • • • • • | POWERSUPP.PS405,DC24/48/60V,DC5V/10A,RED | (\mathbf{i}) | • |
| Corporate Information | + Close ga | C SIPLUS | → | Copy Paste Delete X |

Figure 5.12 Power Supply Module Selection Screen

| SIEMENS | My Projects > Project > 57 | Module selection | × | 🖧 i 🌣 |
|-------------|----------------------------|--|----------------|-------------------|
| Welcome | Search | SIMATIC 57-400 > Communication | | 9 |
| \$ 4 | Special product propertie | Compare Search term: Article name or art | | 1 Messages |
| New Device | ΞΨ | CP 440-1, PTP-CONNECTIONS, 1 CHANNEL | (\mathbf{i}) | 4 |
| | 1 3 5 6 3 | SIMATIC 57-400, CP 441-1 | (\mathbf{i}) | |
| Projects | | CP 441-2, PTP-CONN, 2 CHANNELS | í | |
| Configuro | | Communication processor CP 443-1 | (\mathbf{i}) | |
| Configure | | Communication processor CP 443-1 ADV | (\mathbf{i}) | |
| Views | | Communication processor CP 443-1 OPC UA | í | |
| <u>ر ۲</u> | 9 . 7 . | Communication processor CP 443-1 RNA | i | |
| Order list | | Communication processor CP 443-5 Basic | í | |
| Corporate | 4,4 | Communication processor CP 443-5 EXT | (i) | |
| Information | Change module Infe | Communication modules TIM | \rightarrow | Copy Paste Delete |

Figure 5.13 Communication Module Selection Screen

Figure 5.13 shows the controller simulated with the respective communication modules and shows the controller and IO modules configured is economical and satisfies space requirement.

5.2 Hardware Implementation

The hardware implementation of automated chiller plant has been carried out by configuring the controller in TIA portal for the calculated IO Points. The electrical panel components are selected based on the design calculations.

5.2.1 Process Block Diagram with PLC

For hardware implementations, communication between process levels, operator interfaces, and local control rooms i.e., SCADA established via a communication port and an Ethernet switch. PLCs with IO modules are configured in terms of digital and analog inputs and outputs available from field devices. Figure 5.14 shows the overall representation of the wiring.



Figure 5.14 CPM Overall Representation

5.2.2 Control Panel Building

The hardware implementation of automated control of chiller and its testing is carried out by configuring the controller in TIA portal for the calculated IO Points. The electrical and control Panel components are selected based on the design calculations and the parts of the panel are

listed in the Table 5.2 with its description. Figure 5.15 and 5.16 shows the electrical control panel setup for the control and automation of the chillers.

| Sn. | Item | Description | Qty |
|-----|---------------------|---|-----|
| 1 | HMI | TP1500 Comfort | 1 |
| 2 | Interface Module | IM 155-6 PN HF/3 | 2 |
| 3 | Adapter socket | Bus Adapter 2xRJ45 | 6 |
| 4 | Infeed AO | BU type A0, 16 push-in, 2 infeed term. separate (digital/analog, max. 24VDC/10A) | 9 |
| 5 | Infeed AO | BU type A0, 16 push-in, 2 infeed term. jumpered (digital/analog, 24VDC/10A) | 36 |
| 6 | PLC Module | SIMATIC S7-400H, 412-5H System bundle H-system with 1 x UR2-H, without memory card, 2 x PS 405 10A, 24/48/60 V DC, 4 x sync modules up to 10 m, 2 x sync cable 1 m, 2 x CPU 412-5H, 4 x buffer batteries | 1 |
| 7 | Ethernet Switch | SCALANCE XB005 | 2 |
| 8 | Power Supply | SITOP PSU6200, 1-phase, 24 V DC/20 A | 2 |
| 9 | UPS | SIT <mark>OP RED1200, DC 48 V/2 x 20 A</mark> | 1 |
| 10 | DI Module | DI 16x24VDC ST | 8 |
| 11 | DO Module | DQ 16x24VDC/0.5A ST | 3 |
| 12 | AO Module | AQ 4xU/I ST | 12 |
| 13 | AI Module | A <mark>I 8xI 2</mark> -/4-wire BA | 16 |
| 14 | IO Rack | ET 200SP, AI 8xU Basic | 5 |
| 15 | Memory Card | SIMATIC S7, RAM Memory Card for S7-400, long design, 1 Mbyte | 2 |
| 16 | Communications | Communications processor CP 443-1; 2x 10/100 Mbit/s (IE switch); RJ45 ports; ISO; TCP; UDP; PROFINET IO | 2 |
| 17 | IE Cable | IE TP cord RJ45/RJ45, 4x2, 0.5 m | 10 |
| 18 | Comm. Module | CM PTP communication module for serial connection RS422, RS485 | 1 |

| Table 5.2 Panel | Components |
|-----------------|------------|
|-----------------|------------|



Figure 5.15 PLC Control Panel



Figure 5.16 HMI Screen on Control Panel

The onsite equipments/instruments communicates with the controller based on the industrial protocols like Modbus, Ethernet, Profibus, Profinet etc. For the interface HMI is provided for the local control and monitoring of the chiller plant equipments.

5.3 Summary

The PLC program was been developed for chiller plant automation using ladder logic language, control panel was build according to the design calculations of IO points. The count of validated components in TIA portal configurations is carried out. The real time set up of automated machine, electrical panel and HMI integration was represented in the chapter.



Figure 6.1 shows the RLL network simulated for the validation of the automation from the inputs provided from monitor screen in Figure 6.2. The input selection and output command monitoring is also performed through the HMI screen as shown in Figure 6.3 to provide manual and automatic command for equipment mode selection. There are two modes for the equipment for the shown ladder logic that is Remote mode and Local mode. As the Remote mode is high, HMI input decides if in Manual mode or Auto mode, if Auto mode selected then HMI follows PLC command.

| Chiller | 11 🗷 | | | 3/29/2022 2 |
|------------|---------------|--|-------------------------|-------------|
| Stat | us | | Child Constant Hotel D. | |
| Auto | Manual | | | |
| Running | Stop | | | |
| Trip 1 | Trip 2 | | | |
| Dunatas | Naura | | | |
| Running | nours | | | |
| | | | | |
| Comma | ands | | | |
| Auto | Manual | | | |
| Start | Stop | | | |
| Trip Reset | Reset Run Hrs | | | |
| | | | | |

Figure 6.3 HMI Screen & Faceplate for Mode Selection

Following are the results for the simulation,

- The Simatic S7-400H controller is used to automate the process with the input output configuration pins available are 140 AI, 101 DI, 37 AO, and 31 DO.
- Based on the plant state 0 (i.e., Idle) or 1 (i.e., Start) and simultaneously the input selected from HMI screen for mode selection sets the rung energised (0=Manual mode, 1=Auto mode)
- Variable Set temperature has been considered as 12°C, based on this temperature difference is found.
- For variable temp diff between 0.3°C and 2°C, start trigger has been set to 1 (high) for a preset delay of 1min and following respective pump, MOVs and chillers commands are set to 1 (high).
- Similar to the simulation for mode selection all other section of the program is simulated and tested by configuring it to the HMI.
- Similarly for variable temp diff between -0.3°C and -2°C, stop trigger has been set to 1 (high) for a preset delay of 1min and following respective chiller, pump and MOVs are set to 0.

6.2 Summary

Based on the ladder logic developed for chiller plant automation, HMI Screens output was developed to configure the input status, feedback and output command to have manual and

automated access to the operation. The final testing was conducted, the PLC programming in ladder logic, results obtained after are indicated.


Chapter 7

CONCLUSION AND FUTURE SCOPE

In both commercial and home settings, chiller units have become a necessity. Contrarily, industrial automation tools offer a wide range of applications for controlling and monitoring machinery, power, etc. The advantages for monitoring and controlling chiller plants are improved by starting an automation process. HVAC businesses may simply automate using PLC and SCADA.

In this work, PLC and SCADA have been used to monitor and operate the chiller plant for a building's more noticeable operation. PLC is utilised as hardware at the remote end to monitor and read field instruments for the predetermined temperatures, pressures, and other parameters as well as to control the chiller equipment in accordance with predetermined instructions. The ladder logic created for PLC S7 400H programming is deployed for remote monitoring and control of the plant's numerous chiller units. By creating Graphical User Interfaces (GUI) utilising TIA portal software, SCADA/HMI may be operated remotely.

7.1 Conclusion

Following conclusions were drawn from the proposed project,

- The logic developed has been validated through the simulation in Siemens Simatic Manager Software.
- Also validated and confirmed through interfacing the HMI screens input using Siemens TIA Portal and WinCC Software.
- For the control strategy the PLC program is developed, it observed that automation helps optimize the process as well as helps reduce energy consumption.
- For the same plant working under normal strategy (manual mode) compared to auto mode based on programmed control strategy, about 25% less energy consumption is indicated (actual data during site commissioning).

7.2 Future Scope

The project can be implemented with add on technology to operate, control and monitor the chiller plant. Plant equipment and machines can be optimized using the operation data from

energy systems to modify the existing controller's information, Building Information Modelling (BIM) will be used to design control strategies. Following are some ways to carry out the same:

- A low-code programming for such event-driven applications is possible to develop using tool such as NODE-RED.
- Integration of SAP/ERP to the process for continuous report generation and data logging at the field, automation and management system level.
- A collaborative data system, and the BIM data is pushed to the cloud server, by developing building as a service (BaaS) model to provide a fully virtualized environment for services implementation, control, maintenance and usage.



REFERENCES

- [1] Y. Khalid, "Controllability of buildings: computing and managing energy in practice", *Journal of Computing and Management Studies (JCMS)*, Vol. 2, 2018
- [2] R. Pawar, Dr. N. R. Bhasme, "Application of PLC's for Automation of Processes in Industries", International Journal of Engineering Research and Applications, Vol. 6, Issue 6, June 2016
- [3] S. Vosough, A. Vosough, "PLC and its Applications", *International Journal of Multidisciplinary sciences and engineering*, Vol. 2, No. 8, Nov. 2011
- [4] Maha M. Lashin, "Different Application of Programmable Logic Controller (PLC)", International Journal of Computer Science and Information Technology, Vol. 4, No. 1, Feb 2014.
- [5] He D, Xiong Q, Zhang X, Dai Y, and Jiang Z, "A Decentralized, Flat-Structured Control System for Chiller Plants", *Applied Sciences*, Vol. 9, No. 22, November 2019
- [6] Lin, Chang-Ming, Hsin-Yu Liu, Ko-Ying Tseng, and Sheng-Fuu Lin "Heating, Ventilation, and Air Conditioning System Optimization Control Strategy Involving Fan Coil Unit Temperature Control" *Applied Sciences 9*, No. 11, 2019
- [7] K S Vairavel, N Ikram and S IjazAhamedIbrahim, "Chiller Plant Automation Using Supervisory Control and Data Acquisition", *International Journal of Pure and Applied Mathematics*, Vol. 117, No. 20, pp. 45-50, 2017
- [8] R. Netto, A. Bagri, "Programmable Logic Controllers", International Journal of computer Applications, Volume77, No.11, September 2013
- [9] C R Priyanka, "Programmable Logic Controller for HVAC Application", International Journal of Innovative Research in Science, Engineering and Technology, Vol. 6, Issue 10, October 2017
- [10] R. Mohammed, and A. Asif, "Automation of AC system employing PLC and SCADA", Advances in Modelling and Analysis C, Vol. 73, pp 8-16, March 2018
- [11] S. Sripriya, V. Divya and T. Babu, "Building management system in metro rail", *Third International Conference on Sensing, Signal Processing and Security (ICSSS)*, pp. 409-413, 2017
- [12] C. Chen, K. Liu and T. Liu, "A case study of underground bus chiller SCADA system and the development of custom design systems", *IEEE 11th Conference on Industrial Electronics and Applications (ICIEA)*, pp. 1621-1627, 2016
- [13] G. Huang, "Robust chiller sequencing control for Central chilling plant", Asian Control Conference Hongkong, China, Aug, 2009
- [14] M. Behl, T. X. Nghiem and R. Manghram,"Green Scheduling for Energy-Efficient Operation of Multiple Chiller Plants", *IEEE 33rd Conference on Real-Time Systems Symposium (RTSS)*, Dec. 2012
- [15] K. Mittal, J. P. Wilson, B. P. Baillie, S. Gupta, G. M. Bollas and P. B. Luh, "Supervisory Control for Resilient Chiller Plants Under Condenser Fouling", *IEEE Access*, vol. 5, pp. 14028-14046, July 2017
- [16] F. Oliveira and A. Ukil, "Comparative Performance Analysis of Induction and Synchronous Reluctance Motors in Chiller Systems for Energy Efficient Buildings", *IEEE Transactions on Industrial Informatics*,

vol. 15, no. 8, pp. 4384-4393, Aug. 2019

- [17] D. Zhang, P. B. Luh, J. Fan and S. Gupta, "Chiller Plant Operation Optimization: Energy-Efficient Primary-Only and Primary–Secondary Systems", *IEEE Transactions on Automation Science and Engineering*, vol. 15, no. 1, pp. 341-355, Jan. 2018
- [18] S. Salunkhe and V. N. Kalkhambkar, "VFD Control for Industrial Machines using PLC and LC Filter", 2nd International Conference on Intelligent Computing, Instrumentation and Control Technologies (ICICICT), pp. 1653-1658, 2019
- [19] B. Hasan, S. S. -u. -H. Mohani, S. S. Hussain, S. Yasin, W. A. Alvi and O. Saeed, "Implementation of Supervisory Control and Data Acquisition - SCADA on a PLC and VFD Controlled Digital Mixing Plant Using TIA Portal", 4th International Conference on Emerging Trends in Engineering, Sciences and Technology (ICEEST), pp. 1-6, 2019
- [20] K Parikh, P Yogesh, and J Mayur, "The Principle of PLC -VFD & its usage in Automation Industry", International Journal Of Engineering and Research, Vol. 2, pp 490-494, 2016
- [21] P. E. Valenzuela, A. Ebadat, N. Everitt and A. Parisio, "Closed-Loop Identification for Model Predictive Control of HVAC Systems: From Input Design to Controller Synthesis", *IEEE Transactions on Control Systems Technology*, vol. 28, no. 5, pp. 1681-1695, Sept. 2020
- [22] A. Sporr, G. Zucker and R. Hofmann, "Automated HVAC Control Creation Based on Building Information Modeling (BIM): Ventilation System", *IEEE Access*, vol. 7, pp. 74747-74758, 2019
- [23] D. Debnath, "PLC Controlled Automatic Cooling System of Water-Cooled Compressor", *International Journal of Computer Science and Mobile Computing*, Vol.7 Issue.4, pp. 01-11, April 2018
- [24] H. Salih, H. Abdelwahab and A. Abdallah, "Automation design for a syrup production line using siemens PLC S7-1200 and TIA portal software", *International Conference on Communication Control Computing* and Electronics Engineering (ICCCCEE), pp. 1-5, 2017.
- [25] R. Lin, X. Chen, H. Jiang, "The Transport Vehicle Control System of Steel-Making Plant Based on PLC", Proceedings of 2021 Chinese Intelligent Systems Conference, vol.805, pp.742, 2022.
- [26] B. Hasan, S. S. Mohani, S. S. Hussain, S. Yasin, W. A. Saeed, "Implementation of Supervisory Control and Data Acquisition - SCADA on a PLC and VFD Controlled Digital Mixing Plant Using TIA Portal", *4th International Conference on Emerging Trends in Engineering, Sciences and Technology (ICEEST)*, pp.1-6, 2019.
- [27] P. K. Bhowmik and S. K. Dhar, "Boiler gas burner management system automation using PLC", 7th International Conference on Electrical and Computer Engineering, pp. 925-928, 2012
- [28] W. Zhang and S. Sun, "Design of automatic feeding control system in tank area based on Siemens PLC", *Chinese Control And Decision Conference (CCDC)*, pp. 3622-3627, 2018
- [29] Jing Dai, "The Design of Automatic Temperature Control System for the Dyeing Machine", Modern Applied Science, pp. 72-79, Vol. 2, No. 5, Sept. 2008.
- [30] H. Ma, J. B. Xu, "Design of Remote Monitoring and Control System for Mine Water Storehouse Based on PLC", Advanced Materials Research, vol.457-458, pp.1595, 2012.
- [31] H. Mazin, R. F. Nadhim, R. Ahmed, H. Sabahaldin, K. Riadh, H. Ahmed, and R. Kareem, "Monitoring

Of Water Level And Temperature Based On Automated PLC Controller", *International Journal of Industrial Electronics and Electric*







Development of PLC Logic and SCADA System for Chiller Plant Automation

¹Meghna Sangewar, ²Dr. Rudranna Nandihalli, ³Omkaraiah H M

¹M. Tech Student, ²Professor and Head of Department, ³Director ¹² Department of Electrical and Electronics Engineering, ³Closoft Technologies Pvt. Ltd. ¹⁷R V College of Engineering, Bengaluru, India

Abstract: Today, PLC applications are having a major impact on process engineering. PLC has entered this field with software and hardware for fail-safe, intrinsically safe, and process language-speaking solutions. Controls the entire system. The installation cost is not low, but it is possible to operate efficiently for a long period of time. Reduce operating costs and energy consumption. Chiller Units have become an essential requirement in industrial and domestic environments. On the other hand, industrial automation tools provide many applications to control and monitor equipment, power etc. By initiating an automation process, it improves the benefits of managing and controlling chiller plants. PLC and SCADA are easiest automation tool in HVAC industries. The Simatic \$7-400H controller is used to automate the process with the rated supply of 24V DC, achieved by implementation of SMPS for the input voltage of 230V.

Index Terms - PLC, Chillers, Automation, SCADA, HVAC, Simatic, SMPS

I. INTRODUCTION

Heating, Ventilation, and Air Conditioning (HVAC) systems frequently consume the most energy in commercial buildings. More than 60% of the energy used in a typical office building is produced by the HVAC system [1].

In both commercial and home settings, chiller units have become a necessity. A typical chiller plant consists of a number of coolers, cooling towers, water pumps, and other related components. It is a sizable, intricate, and interconnected system [2]. Compressors, pumps, and fans are only a few of the chillers' motor-driven HVAC system components. Therefore, it is crucial to increase the energy efficiency of the fans, compressors, and pumps in the HVAC system, this is possible to achieve by a variety of methods [3].

However, there are numerous applications for industrial automation tools to control and monitor equipment, power, vehicle, telecommunications systems etc. By initiating an automation process, it improves the benefits compared to managing and controlling those plants manually [4]. PLC and SCADA are easy to use for automation in HVAC industries. The IEC standard, enables the programmer to use multiple programming languages in the same PLC, it is the main benefit of using PLC-based automation because it eliminates the need for proprietary implementation and allows different tasks to be implemented effectively using the most appropriate language. Hence for recommissioning, troubleshooting and rescheduling is no challenge [5].

In the past and even now, chiller plant operations have been frequently governed by rules. For instance, the coolant supply temperature is constant, and there are only as many active chillers as necessary to provide the cooling requirements. The relationship between the chiller cooling load and the chiller/condenser supply temperature is nonlinear. Due to the chillers' poor effectiveness at maintaining a steady supply temperature, energy is squandered, and occasionally two chillers use less energy than one. Therefore, chiller plant optimization is required for energy savings [6].

The optimization and control of chiller plant requires adjustments of multiple set points, primarily temperatures, and flow rates. In this work, PLC and SCADA have been used to monitor and operate the Chiller Plant for a building's more noticeable operation.

PLC has been utilized as hardware at the remote end to monitor and read field instruments for the predefined temperatures, pressures, and other parameters as well as to control the Chiller equipment in accordance with predetermined instructions. The many chiller units in the plant have been monitored and controlled remotely using the ladder logic created for programming PLC \$7 400H. By creating Graphical User Interfaces (GUI) utilizing TIA portal software, SCADA/HMI are operated remotely.

II. CONTROL AND OPERATION USING PLC

2.1 Programmable Logic Controller (PLC)

A Programmable Logic Controller, or PLC, is a ruggedized computer used in industrial automation. PLCs are devices that allow control logic and instructions to be stored as programmes and executed by running the PLC with power that is supplied [4]. The programme, for instance, uses logical justifications such "if button is pressed, open valve," etc. Depending on the inputs and outputs, a PLC monitor and records run-time data such as machine productivity or operating temperature, initiate and terminate



Typically, PLC programs are created on a computer before being downloaded to the controller. Ladder Logic or "C" programming is supported by the majority of PLC programming software [6]. A classic programming language often used is called Ladder Logic.

2.2 SCADA & HMI Overview

Supervisory Control and Data Acquisition, or SCADA. In sectors like telecommunications, water and waste management, power, oil and gas refining, and transportation, SCADA systems are used to monitor and manage equipment or plants. These systems cover the data transfer between a SCADA central host computer and several Remote Terminal Units (RTUs) or PLCs, as well as between the central host and the operator terminals[8]. A SCADA system collects data (such as a pipeline starts to leak), sends the data back to a central location, and then notifies the control station that a leak has occurred. At this point, the control station starts the necessary analysis and control, such as by determining whether the leak is critical and presenting the data logically and efficiently.

By creating Graphical User Interface (GUI) for the selection of equipment like chillers and pumps as well as for monitoring, SCADA is utilised to operate remotely. HMIs are made specifically to act as a user-machine interface. An HMI, on the other hand, is a lot more tailored to industrial and process control systems. An HMI delivers real-time data of the site's instruments and equipment as well as a visual depiction of a control system.

2.3 Block Diagram

Figure 2 shows a conceptual block diagram that describes the structure and behavior of multiple components and network devices, hardware of a control system. It shows the connection between PLC, HMI, IO racks and field equipment and control instruments.







4.2 PLC Program

The controller selected i.e., \$7-400H has been simulated in TIA portal with the IO modules configured as per the requirement of the project, here Inputs are 241 and Outputs are 68. The steps involved in selection of controller is as shown in Fig. 7 and Fig. 8.



www.jetir.org (ISSN-2349-5162)

© 2022 JETIR June 2022, Volume 9, Issue 6

4.2 HMI Implementation

The input selection and output command monitoring is carried through the HMI screen as shown in Fig. 10 to give manual and automatic command for equipment mode selection. For the equipment used in the displayed ladder logic, there are two operating modes: remote mode and local mode. Depending on whether Manual mode or Auto mode is selected by the HMI input as the Remote mode is high, the HMI has to execute PLC commands.



Fig. 10. HMI Screen

V. RESULTS

The Simatic S7-400H controller has been used to automate the process with the input output configuration pins available are 140 AI, 101 DI, 37 AO, and 31 DO. Based on the plant state 0 (i.e., Idle) or 1 (i.e., Start) and simultaneously the input selected from HMI screen for Mode selection sets the rung energized (0=Manual mode, 1=Auto mode). Variable Set temperature is at 12 °C, based on it the temperature difference is found.

For variable Temp Diff between 0.3 °C and 2°C, Start Trigger is set to 1 (high) for a preset delay of 1min and following respective pump, MOVs and chillers commands were set to 1 (high). Similar to the simulation for mode selection all other section of the program is simulated and tested by configuring it to the HMI. Similarly for variable TempDiff between -0.3 °C and -2 °C. Stop Trigger is set to 1 (high) for a preset delay of 1min and following respective Chiller, Pump and MOVs were set to 0.

VI. CONCLUSION

In this work, PLC and SCADA have been used to monitor and manage the Chiller Plant for a building's more noticeable operation. PLC is utilized as hardware at the remote end to monitor and read field instruments for the predetermined temperatures, pressures, and other parameters as well as to regulate the chiller equipment in accordance with predetermined instructions.

The Simatic S7-400H controller is used to automate the process with the rated supply of 24V DC, achieved by implementation of SMPS for the input voltage of 230V. The input output configuration pins available are 140 AI, 101 DI, 37 AO, and 31 DO. The IO points is connected to the controller through additional remote IO modules. The communication is established between electrical panel with controller and the local SCADA i.e., HMI using 2 Ethernet switch. The PLC program that has been developed for the control philosophy, it observed that automation helps optimize the process as well as helps reduce energy consumption.

REFERENCES

- He D, Xiong Q, Zhang X, Dai Y, and Jiang Z, "A Decentralized, Flat-Structured Control System for Chiller Plants", Applied Sciences, Vol. 9, No. 22, November 2019
- [2] K. Mittal, J. P. Wilson, B. P. Baillie, S. Gupta, G. M. Bollas and P. B. Luh, "Supervisory Control for Resilient Chiller Plants Under Condenser Fouling", IEEE Access, vol. 5, pp. 14028-14046, July 2017
- [3] F. Oliveira and A. Ukil, "Comparative Performance Analysis of Induction and Synchronous Reluctance Motors in Chiller Systems for Energy Efficient Buildings", IEEE Transactions on Industrial Informatics, vol. 15, no. 8, pp. 4384-4393, Aug. 2019
- [4] R. Mohammed, and A. Asif, "Automation of ac system employing plc and Scada", Advances in Modelling and Analysis, Vol. 73, pp 8-16, March 2018
 [5] Y. Khalid, "Controllability of buildings: computing and managing energy in practice", Journal of Computing and Management
- [5] Y. Khalid, "Controllability of buildings: computing and managing energy in practice", Journal of Computing and Management Studies (JCMS), Vol. 2, 2018
- [6] D. Zhang, P. B. Luh, J. Fan and S. Gupta, "Chiller Plant Operation Optimization: Energy-Efficient Primary-Only and Primary-Secondary Systems", IEEE Transactions on Automation Science and Engineering, vol. 15, no. 1, pp. 341-355, Jan. 2018
- [7] A. A. Ka'bi, "Energy Consumption Management Using Programmable Logic Controllers (PLC's)", IEEE Technology & Engineering Management Conference - Europe (TEMSCON-EUR), pp. 1-6, 2021
- [8] K. S. Vairavel, N. Ikram and S. IjazAhamedIbrahim, "Chiller Plant Automation Using Supervisory Control and Data Acquisition", International Journal of Pure and Applied Mathematics, Vol. 117, No. 20, pp. 45-50, 2017

64

| repo | ort_megha | na | | | |
|--------------------|---|---|---|-------------------------------------|-----|
| ORIGINALITY REPORT | | | | | |
| 8 SIMIL | % arity index | 6% | 2% PUBLICATIONS | 4% STUDENT PAPERS | |
| PRIMAR | Y SOURCES | | | | |
| 1 | gb.wiauto | omation.com | | | 1 % |
| 2 | cdr.aws.o | openrepository | .com | < | 1 % |
| 3 | WWW.DCC | web.com | | < | 1 % |
| 4 | Patricio E Everitt, A Identifica HVAC Sys Controlle Control S Publication | E. Valenzuela, A lessandra Paris ation for Model stems: From In er Synthesis", IE Systems Techno | Afrooz Ebadat, sio. "Closed-Lo Predictive Cor put Design to EE Transaction ology, 2020 | Niklas < op ntrol of ns on | 1 % |
| 5 | rep.bstu. | by | | < | 1 % |
| 6 | buy.west | o.com | | < | 1 % |
| 7 | | r.net | | < | 1 % |



RV Educational Institutions ® **RV College of Engineering**[®]

Autonomous Institution Affiliated to Visvesvaraya Technological University, Belagavi

Approved by AICTE, New Delhi, Accredited By NAAC, Bengaluru And NBA. New Delhi

Go, change the world

Major Project: Phase-II Report

on

DESIGN AND IMPLEMENTATION OF SPEED CONTROL OF SWITCHED RELUCTANCE MOTOR

> Submitted by **KAVANA E USN: 1RV20EPE04**

Under the Guidance

of

Dr. Rudranna Nandihalli / Dr. Anitha G S, Professor and HOD (Retd.) / Associate Professor, Chief of Advance Engineering **Department of EEE, RV** College of Engineering, Bengaluru - 560059

Dr. Narasimha M V Ampere Vehicles Pvt. Ltd. Bengaluru – 560062

Submitted in partial fulfillment of the requirements for the award of degree of

MASTER OF TECHNOLOGY in POWER ELECTRONICS

DEPARTMENT OF ELECTRICAL AND ELECTRONICS ENGINEERING



2021-2022

RV COLLEGE OF ENGINEERING*,

Time Owner Address

(Autonomous Institution Affiliated to Visvesvarays Technological University, lielagavi)

DEPARTMENT OF ELECTRICAL AND ELECTRONICS

ENGINEERING

Bengaluru- 560059



CERTIFICATE

Certified that the project work titled "Design and Implementation of Speed Control of Switched Reluctance Motor" carried out by Kavana E, USN: 1RV20EPE04, a bonafide student of RV College of Engineering", Bengaluru submitted in partial fulfilment for the award of Master of Technology in Power Electronics of RV College of Engineering[®], Bengalura affiliated to Visvesvaraya Technological University, Belagavi during the year 2021-22. It is certified that all corrections/suggestions indicated for internal assessment have been incorporated in the report deposited in the departmental library. The project report has been approved as it satisfies the academic requirement in respect of project work prescribed for the said degree.

Dr. Anitha G S

Professor and HoD (Retd.) / Associate Professor Department of EEE, RVCE, Bengaluru-59

A -16 4 58 ph Survey (19) 122 Dr. Rudranna Nandihalli /8 ph Dr. SG Srivani 15/122 Head of Department,

Department of EEE

RVCE, Bengaluru-59 Prof. & Head Department Electrical & **Electronics Engineering R.V.** College of Engineering Bengaluru-560 059

Dr. K. N. Subramanya Principal,

RVCE, Bengaluru-59 PRINCIPAL RV COLLEGE OF ENGINEERING BENGALURU - 560 059

Name of the Examiners

Signature with Date

RV COLLEGE OF ENGINEERING*,

(Autonomous Institution Affiliated to Visvesvaraya Technological University, Belagavi)

DEPARTMENT OF ELECTRICAL AND ELECTRONICS ENGINEERING

Bengaluru- 560059

DECLARATION

I. Kavana E. student of fourth semester M. Tech in Power Electronics, Department of Electrical and Electronics Engineering, RV College of Engineering[®], Bengaluru declare that the project titled "Design and Implementation of Speed Control of Switched Reluctance Motor" has been carried out by me. It has been submitted in partial fulfilment of the course requirements for the award of degree in Master of Technology in Power Electronics of RV College of Engineering[®], Bengaluru affiliated to Visvesvaraya Technological University, Belagavi during the academic year 2021-22. The matter embodied in this report has not been submitted to any other university or institution for the award of any other degree or diploma.

Date of Submission: 18 07 2022

Kavana. E Signature of the Student

Student Name: Kavana E USN: 1RV20EPE04 Department of Electrical and Electronics Engineering RV College of Engineering[®], Bengaluru-560059

GREAVES ELECTRIC MOBILITY

Internship Completion Certificate

29th Jun 2022

TO WHOMSOEVER IT MAY CONCERN

This certificate is being awarded to Ms. Kavana E (USN: 1RV20EPE04), a student pursuing an M.Tech in Power Electronics from **R.V. College of Engineering** has done her internship with our Research and Development Department, Bangalore from the 1st of September 2021 to the 30th of June 2022.

Her Project Title is "Design and Implementation of Speed Control of Switched Reluctance Motor" and has completed the project under the guidance of Dr. Narasimha MV, R&D.

During the tenure of the internship at Ampere, her conduct, character, and interest to learn were found good.

We wish her all the best in her future endeavors.

Thanks & regards,

crip

Vithal Acharya Head – Human Resources Greaves Electric Mobility Pvt Ltd

ACKNOWLEDGEMENT

Any achievement, be it scholastic or otherwise does not depend solely on the individual efforts but on the guidance, encouragement and cooperation of intellectuals, elders and friends. A number of personalities, in their own capacities have helped me in carrying out this project titled, "Design and implementation of speed control of Switched Reluctance Motor". I would like to take this opportunity to thank them all.

Firstly, I deeply express sincere gratitude to my guide **Dr. Rudranna Nandihalli** / **Dr. Anitha G S**, Professor and Head of the department (Retd.) / Associate Professor, Department of Electrical and Electronics Engineering, RVCE, Bengaluru, for his/her patience, valuable guidance, suggestions, advice and assistance throughout this project. He/ She has been a constant and regular source of encouragement to me during this period.

I would like to express my thanks to **Dr. S G Srivani**, Professor, Head of the Department and Associate Dean, P.G. studies, Department of Electrical and Electronics Engineering, for the patient guidance, encouragement, timely support and assistance during the project work.

I owe my deepest gratitude to **Dr. K N Subramanya**, Principal, RVCE, Bengaluru, for his support towards completion of this project.

It is a genuine pleasure to express my deep sense of thanks and gratitude to **Dr. Narasimha M V,** Chief of Advance Engineering at Ampere Vehicles Pvt Ltd. Their dedication and keen interest above all overwhelming attitude to help me has been the main reason for me to be able to complete my work.

I would like to thank all the **faculty members and non-teaching** staff of the Department of Electrical and Electronics Engineering, RVCE for their constant support.

Kavana E Power Electronics Department of Electrical and Electronics Engineering RV College of Engineering Bengaluru-59

ABSTRACT

Currently, many electrical applications use brushless DC motors (BLDCs) and DC motors. SRM, generally known as doubly salient variable reluctance machine, gained the attention of researchers and industries from the past few decades because of its rugged and simple construction, high torque to inertia ratio, thermal robustness, etc. They are widely used in variable speed drives due to its several advantages. SRM provides opportunity to explore the performance studies with structural modification, converter structure and controller design. For the Alternating current or the direct current drives, it is the customer's first choice due to its easy maintenance.

An asymmetric bridge with single phase bridge rectifier was used to keep the output voltage regulated. An asymmetric bridge mainly consisted of IGBT based semiconductor diode was used that operates at a frequency of 15 kHz. The gating pulse for IGBT was provided from the DSP controller. The SRM was an 8 stator slots and 6 rotor slots that consists of inbuilt hall sensors. Hall sensors were mainly used for detecting the speed and position of rotor. The actual speed was compared to the reference speed. An error generated that was supplied to the PID controller that was varied and the pulse width modulation generator that generates the pulses and was directly supplied to the IGBT asymmetric bridge and the generated pulses was supplied to the SRM. An error signal that was generated was sent to the controller block, the error detector compared the reference speed with the actual speed. In accordance with the error signal, the controller sends the converter the suitable control signal. Through appropriate excitation of the corresponding windings in the stator, the converter regulates the motor's speed.

The speed control of SRM was performed using MATLAB/SIMULINK software by varying the values of P, PI and PID controller. The simulation for speed control of SRM was simulated for 1500rpm and the obtained speed was 1500rpm. The hardware for the speed control of SRM was tested. The hardware for the speed control for open loop with the reference speed was 1500rpm but obtained speed was 1420rpm and for open loop with the reference speed of 1500rpm but obtained speed was 1460rpm. The proposed speed control of SRM was tested for both no-load and full-load condition with reference speed of 1500rpm and the obtained speed at no-load was 1644rpm and at full-load was 1180rpm respectively.

LIST OF PUBLICATIONS

Publication Type

Publication Details

Journal Kavana E, Dr. Rudranna Nandihalli, "Speed Control of Switched Reluctance Motor", *In Journal* of Emerging Technologies and Innovative Research (JETIR), pp 266-270, Vol. No. 9, Issue No. 6, June 2022.



TABLE OF CONTENTS

| Acknowledgement | i |
|--|-----|
| Abstract | ii |
| List of Publication | iii |
| Table of Contents | iv |
| List of Figures | vii |
| List of Tables | х |
| Chapter 1 | |
| Introduction | 1 |
| 1.1 Overview | 1 |
| 1.2 Specific details | 2 |
| 1.3 Literature review | 3 |
| 1.4 Motivation | 4 |
| 1.5 Problem statement | 5 |
| 1.6 Objectives | 5 |
| 1.7 Organization of report | 5 |
| Chapter 2 | |
| Switched Relucta <mark>nce Moto</mark> r Drives | 7 |
| 2.1 Switched reluctance motor | 7 |
| 2.2 Construction of SRM | 7 |
| 2.3 Control techniques | 10 |
| 2.3.1 Torque control method | 10 |
| 2.3.2 Current control method | 11 |
| 2.4 Converters used for SRM | 12 |
| 2.4.1 H-bridge soft switched converter | 12 |
| 2.4.2 R-dump converter | 13 |
| 2.4.3 C-dump converter | 14 |
| 2.4.4 Asymmetric, Classic, or Conventional Converter | 15 |
| 2.4.5 Comparison of converters used for SRM | 16 |
| 2.5 Single phase bridge rectifier | 17 |
| 2.6 Summary | 18 |
| Chapter 3 | |
| Block Diagram and Methodology | 19 |
| 3.1 Block diagram | 19 |
| 3.2 Methodology | 20 |

| 3.3 Flow chart | 21 |
|--|----|
| 3.4 Summary | 23 |
| Chapter 4 | |
| Specifications and Design Details | 24 |
| 4.1 Specifications of the motor | 24 |
| 4.2 Asymmetric bridge converter design | 24 |
| 4.2.1 IGBT switch details | 25 |
| 4.2.2 Diode details | 26 |
| 4.3 Design of single-phase rectifier | 27 |
| 4.4 Capacitor | 27 |
| 4.5 Transformer | 28 |
| 4.6 Hall effect sensor | 29 |
| 4.6.1 Hall-effect sensor Specifications | 30 |
| 4.6.2 How to use Hall-effect sensor | 30 |
| 4.7 Evaluation board | 31 |
| 4.7.1 Pinouts of F28379D | 31 |
| 4.7.2 TMS320F28379D DSP | 32 |
| 4.8 Summary | 32 |
| Chapter 5 | |
| Simulation and Hardware Implementation | 33 |
| 5.1 Simulation analysis | 33 |
| 5.1.1 Power converter | 36 |
| 5.1.2 SRM block | 36 |
| 5.1.3 Position sensor | 37 |
| 5.1.4 Simulation of Asymmetric bridge | 38 |
| 5.2 Hardware implementation | 39 |
| 5.3 Main block | 41 |
| 5.4 4-phase asymmetric bridge converter | 42 |
| 5.5 TMS320F28379D DSP Controller Connections | 44 |
| 5.6 Summary | 44 |
| Chapter 6 | |
| Results and Discussions | 45 |
| 6.1 Simulation Results | 45 |
| 6.2 Hardware Results | 52 |
| 6.3 Summary | 54 |

(v)

| Chapter 7 | |
|-----------------------------|----|
| Conclusion and Future Scope | 55 |
| 7.1 Conclusion | 55 |
| 7.2 Future scope | 56 |
| References | 57 |



LIST OF FIGURES

| Fig No. | Figure Name | Page No. |
|---------|--|-------------|
| 2.1 | Construction of SRM | 8 |
| 2.2 | Variation of torque with respect to angle (θ) | 11 |
| 2.3 | Torque controller block diagram with TSF for three-phase SRM drive | 11 |
| 2.4 | Block diagram of speed control based on current control | 12 |
| 2.5 | H-bridge soft switched converter | 13 |
| 2.6 | R-dump converter | 13 |
| 2.7 | C-dump converter | 14 |
| 2.8 | Asymmetric bridge converter | 15 |
| 2.9 | Device current with modification of switching frequency | 16 |
| 2.10 | Single-phase full-bridge rectifier | 17 |
| 2.11 | Output for a resistive load | 17 |
| 2.12 | Continuous current | 18 |
| 3.1 | Block diagram of speed control of SRM | 19 |
| 3.2 | Methodology for speed control of SRM | 20 |
| 3.3 | Flow chart for speed control of SRM for open loop | 21 |
| 3.4 | Flow chart for speed control of SRM for closed loop | 22 |
| 4.1 | Diagram of IGBT | 25 |
| 4.2 | Diagram of diode | 26 |
| 4.3 | Single phase rectifier | 27 |
| 4.4 | Capacitor | 28 |
| 4.5 | Step-down transformer | 28 |
| 4.6 | Hall sensor | 29 |
| 4.7 | A3144 Hall sensor | 30 |
| 4.8 | F28379D launchpad | 31 |
| 5.1 | Speed control of SRM using P controller | 33 |
| 5.2 | Speed control of SRM using PI controller | 34 |
| 5.3 | Speed control of SRM using PID controller | 35 |
| 5.4(a) | Converter circuit | 36 |
| 5.4(b) | Power converter block | 36 |
| 5.4(c) | Each phase converter | 36 |
| 5.5 | SRM block for simulation | 37 |
| 5.6 | Set parameters for SRM | 37 |

| 5.7 | Position sensor block | 37 |
|---------|---|----|
| 5.8 | Detailed simulation block of position sensor | 38 |
| 5.9 | Simulation of asymmetric bridge | 38 |
| 5.10 | Control block for PWM generation | 39 |
| 5.11 | General purpose input block | 40 |
| 5.12 | Counter block | 40 |
| 5.13 | PID block | 41 |
| 5.14 | Pulse width modulation block | 41 |
| 5.15 | General purpose output block | 41 |
| 5.16 | Main Block of Hardware | 42 |
| 5.17 | Asymmetric bridge converter | 42 |
| 5.18 | 4-phase asymmetric bridge converter with gating pulses | 43 |
| 5.19 | Switched reluctance motor | 43 |
| 5.20 | TMS320F28379D a DSP based PID controller connections | 44 |
| 6.1 | A plot of speed varying time using P controller $K_P = 50$ | 45 |
| 6.2 | A plot of speed varying time using P controller $K_P = 40$ | 46 |
| 6.3 | A plot of speed varying time using P controller $K_P = 30$ | 46 |
| 6.4 | A plot of speed varying time using PI controller $K_P = 50$, $K_i = 0.01$ | 47 |
| 6.5 | A plot of speed varying time using PI controller $K_P = 40$, $K_i = 0.01$ | 47 |
| 6.6 | A plot of speed varying time using PI controller $K_P = 30$, $K_i = 0.2$ | 48 |
| 6.7 | A plot of speed varying time using PID controller $K_P = 20$, $K_i = 0.1$ | 48 |
| | and $K_d = 0.05$ | |
| 6.8 | A plot of speed varying time using PID controller $K_P = 30$, $K_i = 0.01$ | 49 |
| | and $K_d = 0.5$ | |
| 6.9 | A plot of speed varying time using PID controller $K_P = 40$, $K_i = 0.2$ | 49 |
| | and $K_{d} = 0.04$ | |
| 6.10 | Output voltage across phase A (V1) | 50 |
| 6.11 | Output voltage across phase B (V2) | 50 |
| 6.12 | Output voltage across phase C (V3) | 50 |
| 6.13 | Output voltage across phase D (V4) | 51 |
| 6.14 | Voltage across capacitor (Vc) | 51 |
| 6.15 | Currents through switches IGBT 1,3,5 and 7 | 51 |
| 6.16 | Currents through diodes D1, D3, D5 and D7 | 51 |
| 6.17 | Hardware module of SRM | 52 |
| 6.18(a) | DC supply voltage in V | 52 |
| | (viii) | |

| 6.18(b) | AC supply voltage in V and current in A | 52 |
|---------|---|----|
| 6.18(c) | Speed in rpm for open loop condition | 53 |
| 6.19(a) | DC supply voltage in V | 53 |
| 6.19(b) | AC supply voltage in V and current in A | 53 |
| 6.19(c) | Speed in rpm for closed loop condition | 53 |
| 6.20(a) | Speed in rpm at no-load condition | 54 |
| 6.20(b) | Speed in rpm at full-load condition | 54 |
| | | |



LIST OF TABLES

| Table No. | Table Name | Page No. |
|-----------|--|----------|
| 2.1 | Comparison of converters used for SRM | 16 |
| 4.1 | Parameters of three phase 6/4 Poles SRM for simulation | 24 |
| 4.2 | Rating of IGBT | 26 |
| 4.3 | Rating of diode | 27 |
| 4.4 | Ratings of capacitor | 28 |
| 4.5 | Pin configuration of hall sensor | 29 |
| 5.1 | Comparison of gain response of P, PI and PID controller | 36 |
| 5.2 | Commutation sequence of asymmetric bridge | 38 |
| 5.3 | Specifications of motor | 43 |
| 6.1 | Simulation results for speed control of SRM using PID controller | 50 |
| 6.2 | Hardware results for speed control of SRM | 54 |

GLOSSARY

| ADITC | Advanced Direct Instantaneous Torque Control |
|-------|--|
| DITC | Direct Instantaneous Torque Control |
| DSP | Digital Signal Processor |
| SMPS | Switch Mode Power Supplies |
| SRM | Switched Reluctance Motor |
| TSF | Torque Sharing Function |
| UPS | Uninterruptible Power Supply |
| | TITITU |
| | ~ IUI |

Chapter 1

INTRODUCTION

A Switched Reluctance Motor (SRM) is also called as variable reluctance motor. They work on the principle of variable reluctance is singly excited and doubly salient machine. The SRM is being used from the year 1838. The SRM is used up-to its maximum potential after the invention of power electronic components [1]-[3]. SRM is a motor that runs by using reluctance torque and so it is also called as variable reluctance motors. The working and construction of SRM is same as some of the conventional motors like induction motor, synchronous motor and other types of motors that operates in all the four quadrants [4]. It consists of many features like that of motors Induction motor drives, DC motor drives and permanent magnet brushless DC motor. SRM is rugged, simple to construct, fault tolerant capability and economical compared to other motors like induction and synchronous motor. Since they possess high peak torque to inertia ratio, high speed applications and in various industries [5]-[9].

SRMs are used in industrial application, servo, electric propulsion applications. Construction of SRM is simple, it includes some of the features like concentrated winding that is comparatively less on the rotor [10]-[13]. The functional characteristics of SRM is that they lend to programming of speed and torque profiles. The converter includes lesser number of Insulated Gate Bipolar Transistor (IGBT) or Metal Oxide Semiconductor Field Effect Transistor (MOSFET) the switching devices as compared to induction motor or any other conventional motors. So, due to these reasons the drive system of SRM is highly simple to construct, reliable and economical [14]-[19].

The presence of nonlinear behaviour of SRM makes it very difficult and complex to control. SRM is suitable for high-speed applications mainly due to its robust nature. The salient poles include concentrated windings on rotor and stator [20]-[23]. Windings are not present on the rotor. The stator and rotor both contain salient poles but only stator support windings. The rotor laminations of the motor are made of steel to get required number of poles on the rotor. The rotor does not consist of rotor windings or squirrel cage bars or either permanent magnet. The number of stator slots and the number of rotor poles may be different [24]-[29].

1.1 Overview

Nowadays, SRMs are more appealing because of their straightforward design. It not only includes features of a salient pole stator including the concentrated coils, but also allow

earlier winding and shorter end returns compared to other types of motors, but also features a salient pole rotor, absence of conductors or magnet [1]. As a result, SRM is one of the important options for many applications since it is highly dependable, less expensive, has a high-speed capacity, and has a high torque to inertia ratio.

The 8/6 SRM consists of built-in hall sensors with loading. An asymmetric bridge including 4 phase bridge rectifier is used to keep the output voltage regulated. An asymmetric bridge is mainly of Insulated Gate Bipolar Transistor (IGBT) based semiconductor diode is used that operates at a frequency of 15 kHz. The gating pulse for IGBT is provided from the DSP controller. An asymmetric bridge consists of 4 phases [4] [5]. The SRM is an 8 stator slots and 6 rotor slots that consists of inbuilt hall sensors. Hall sensors are mainly used for detecting the speed and position of rotor. The speed of the motor is measured using hall sensor, so the actual speed of motor is measured. The actual speed is compared to the reference speed. An error is generated that is supplied to the PID controller [7] [8]. The pulses are varied based on the error signals. The pulse width modulation generator generates the gating pulses and is directly supplied to the SRM through IGBT asymmetric bridge converter [10].

1.2 Specific Details

There are different number of stator slots and number of rotor poles like 6/4 or 8/6 or 10/8. The number of stator slots and the number of rotor slots are not same. Here 8 stator slots and 6 rotor poles is used. The 8/6 SRM consists of built-in hall sensors with loading. An asymmetric bridge with 4 phase bridge rectifier is used to keep the output voltage regulated [2]-[6]. An asymmetric bridge is mainly of Insulated Gate Bipolar Transistor (IGBT) based semiconductor diode is used that operates at a frequency of 15 kHz. The gating pulse for IGBT is provided from the DSP controller. An asymmetric bridge is that mainly consists of 4 phases namely phase A, phase B, phase C and phase D respectively [8].

MATLAB/SIMULINK software is used to simulate the speed control of the SRM. 240V DC is used as the supply voltage in the circuit. For the speed ranges, the turn on and turn off angles supplied to the converter are 45° and 75°, respectively. The hysteresis band is selected to be 10A, and the reference current is 200A [6]. Applying the step reference to the regulator input initiates the SRM. The properties of the load affect the acceleration rate. A very light load is chosen to reduce the starting time.

The motor runs in 3 stages:

Initiation Sequence 1: Phases B, C and D are energized.

Initiation Sequence 2: Phases C and D are de energized and only phase B is energized to align the motor.

Commutation Sequence: The motor after previous phase is commutated in either clockwise or anti clockwise by energizing the phase A, B, C and D in either sequence.

The PWM Generator generates necessary PWM for the IGBTs. The entire programming is performed by using Simulink Embedded Coder and the C2000 Simulink blocks that directly program the TMS320F28379D controller used [9].

Hardware for speed control of SRM is performed for 8/6 SRM with 8 stator poles and 6 rotor poles for 1 kW motor [12]. The hardware is implemented for both open loop and closed loop condition. Under open loop condition the reference speed is maintained at 1500 rpm and the measured value is 1428rpm at 200VAC. Under closed loop condition, here also the reference speed is maintained at 1500rpm, the measured speed is 1460rpm for 210VAC.

1.3 Literature Review

The simulation of speed control motors for SRM using MATLAB/ Simulink. Controllers P, PI, and PID is used for simulation and after correcting the correct trial and error, the PID controller provided the best solution in terms of reducing resolution time, eliminating solid error and reduce speed overshoots [1]-[4].

An 8/6 pole, 4-phase and 75kW SRM drive based 32-bit digital signal processor (DSP) TMS320F2812 is designed. The controller design, its details and analysis are discussed. In addition, it is intended to solve the nonlinear problems of the SRM by Fuzzy-PI hybrid algorithm is used to speed control of the motor and the phase current. Test results show that the software and hardware design of the SRM drive system are reasonable, and the Fuzzy-PI double closed loop control strategy is correct and feasible [5]-[9].

The adaptive speed control of SRM is defined and implemented using DSP. The design of controller is based on PWM control scheme that is used for the current controller of SRM. To see the speed controller, the speed reference is calculated as the function of the current machine. From test results show that all modified speed controls provide transient and steady state results [10]-[14].

The demand for SRM is gradually increasing due to its similar benefits like less weight, low cost, increased efficiency, high initial torque as well construction is rugged compared to other conventional motors. Complete reduction of SRM drive costs is made at least switching devices on the power converter. The AC split supply converter is an alternative for an asymmetric bridge converter. This paper is about the functionality of the AC split converter as well an asymmetric bridge converter with 8/6 SRM motor used MATLAB simulation. The parameter of the 8/6 SRM motor is determined by Ansys / Rmxprt. So, split AC the delivery converter at lower cost and better performance [14]-[19].

SRM drive includes an amazing feature, that makes it attractive at high speeds at low voltage application. A new driving circuit is introduced from the bridge family using a resonant circuit during discharge. The new topology provides a faster rate of current releases. In the new circuit, the capacitor is connected to the series by motor windings. This capacitor is charged directly through the use of motor phase phases during phase closure times. In addition, the power supply circuit creates a trapped power in the resonant capacitor to be obtained by a single quadrant chopper consisting of a transistor, capacitor and diode. This topology provides the fastest fall rate of the current phase, that allows the engine to operate at high speeds [19]-[25].

Currently, most power systems use brushless DC motors (BLDCs) and DC motors. Recently, SRM is the best alternative for traditional motors and BLDC motors due to increased efficiency, error tolerance, reduced cost and exceptional speed. Motors with switching resistance SRMs are used in many industries such as automation and aerospace as they own high torque. It includes no windings on the rotor side. For current switch drives or direct current drives, it is the customer's choice due to easy maintenance. The advantages of motors are the flexibility and simple construction [26]-[30].

1.4 Motivation

The motivation of the project is

- SRMs are the most appropriate motors for various applications, due to robust construction, cost is less, high-speed capability, great efficiency, and dependability over a broad speed range.
- The SRM is more advantageous as compared to the induction motor and permanent magnet synchronous motor (PMSM) because of absence of magnet and rotor structure is robust that allows operations of motor at high speed and fault tolerant.

• PID controller includes some of the features like settling time is less, control is faster, and low-cost application, to eliminate steady-state error and reduction of speed overshoot.

1.5 Problem Statement

The problem statement of the project is

- All motors are preferred to operate in
 - ➢ wide range of speed
 - desired speed based on the application
- To control the speed of the motor, suitable speed control techniques are analysed and selected.
- PID controller is chosen because it provides many features like settling time is less, control is faster, and low-cost application, to reduce speed overshoot and remove steady-state inaccuracy.

1.6 Objectives

The main objective of the project is to

- Design a 4phase asymmetric bridge converter using PSIM.
- Design a 3phase bridge rectifier using MATLAB/Simulink.
- Closed loop simulation of speed control of SRM by using P, PI and PID controller using MATLAB/Simulink software.
- Develop the hardware for speed control of SRM for no-load and full load for open loop condition.
- Comparison of simulation and hardware results.

1.7 Organization of Report

The project work is organized in seven chapters.

Chapter 1: Introduction

This chapter consists of literature, problem definition, objectives, motivation behind carrying out this project and the methodology.

Chapter 2: Switched Reluctance Motor drives

This chapter consists of basics of SRM drives. The operation and the converters of SRM drives, its control is discussed.

Chapter 3: Block diagram and methodology

This chapter consists of the proposed converter block diagram with explanation of working and methodology.

Chapter 4: Specification and design details

This chapter represents the design details of forward converter and protection circuits.

Chapter 5: Simulation and hardware implementation

This chapter consists of simulation of SRM for speed control using MATLAB/SIMULINK software and Hardware Implementation of the circuit

Chapter 6: Results and discussion

This chapter consists of the simulation and hardware of the proposed speed control of SRM.

Chapter 7: Conclusion and future scope

This chapter consists of overall conclusion drawn from the project and the future works that can be carried out.

References include the list of references referred in the successful completion of the project.



Chapter 2

SWITCHED RELUCTANCE MOTOR DRIVES

The chapter explains in detail about the Switched reluctance motor, its construction, and working of converters used in SRM drives, various control techniques, advantages, disadvantages, and applications.

2.1 Switched Reluctance Motor

SRM, also known as a variable-reluctance motor, is used in wind energy systems and industrial applications. It inherits the capacity to function at extremely high speeds because of its hardy behaviour and straightforward architecture. It is very less sensitive temperature changes and fault tolerant capability is remarkable. SRM are used extensively in various applications like phonograph turntables and clocks earlier but now-a-days, amidst of rising high importance on energy efficiency, SRM is taking more value in industrial, commercial appliances etc., In this chapter an overview of SRM, its operation, applications, and differences from other motors is discussed.

To understand SRM in a better way, the detailed definition and information of each and every word used with SRM is discussed.

- **Switched**: It describes the location of magnetic field of the rotor. The rotor location continuously spins from current location to the adjacent next location after it is switched.
- **Reluctance:** It is an engineering term that refers to the presence of electromagnetic field. The steel part located close to field remains reluctant and un-aligned to the field provided. Electromagnetic field (EMF) exerts a strong force onto to the steel part nearer to its alignment inducing invisible magnetic field.
- Switched Reluctance (SR) motor: It is an electromagnetic rotating device. The ability of an object to move to a location that depends on the inductance of the exciting coil is the way torque is created. The exciting winding's inductance is at its highest level. Manufacturers of SRMs assert that the products outperform normal induction motors and other adjustable speed motors in terms of performance, dependability, affordability, and efficiency.

2.2 Construction of SRM

Stator windings of SRM consists of wound field coils as in case of a DC motor. Permanent magnets or coils are not present in the rotor. It consists of a salient pole rotor that is solid
and is made up of laminated steel that is soft magnetic material. The magnetic poles are either projected or extended. The stator winding receives power. A force that attempts to align the rotor pole with the closest stator pole is produced by the magnetic reluctance of the rotor. The magnetic field causes the stator to lead the rotor forward, and in order to provide continuous rotation, the electronic control system continuously switches the windings on successive stator poles. SRM employs a position sensor to determine the angle between the rotor and the stator to create continuously variable pulses rather than the mechanical commutator to switch the winding current [3]. This is completely different from other types of motors that energize the winding at a particular sequence. In SRM magnetization of rotor is stationary salient North Pole retains so the induction motor rotates at a comparatively lesser speed of motor, so the slip obtained is less. SRM in the absence of slip makes it is easier to notice the position of rotor, the motor to be stepped arbitrarily slowly.

The construction of the SRM is shown in Fig 2.1. This motor consists of 6 stator slots and 4 rotor poles. The design of the stator is made up of steel stampings using silicon inside projected or extended poles. The poles in stator are either an odd number or an even number. Most of the electric motor's possess an even number of poles within the stator that own field coils.



Fig 2.1: Construction of SRM

The poles that are opposite to the field coils are connected in series. So, the magneto-motive forces are additive that are called phase windings. Set of coils or a single coil to comprise

phase windings. Each winding is connected to the motor terminal, and these are properly connected toward the output terminals of a switching circuitry of power semiconductor. The input is a DC supply [6]. The rotor design is performed by using Silicon (Si) steel stampings. The rotor stampings poles are externally projected. It is different from stator poles. In most of the available existing motors, the poles of the rotor are 4 otherwise 6. The number of stator poles are either 6 or 8 [6]. The standard number of stator and rotor poles is either 6/4 or 8/6. 10/8 is used very rarely. The number of poles is selected either based on the rating of the motor required or based on the specific applications. The rotor shaft holds firmly on to position sensor. Entire power semiconductor circuit is operated and mainly controlled by the signals attained from this sensor [7].

In SRM both stator and rotor include an extended or projected pole and is designed with soft iron and as well as Si stampings. Stampings reduces hysteresis loss. The stator includes field winding and rotor doesn't contain any field winding. In the stator, each and every winding is connected in series through the opposite poles. It increases magneto-motive force (MMF) of the circuit.

The advantages of SRM are:

- Construction is robust and simple
- Absence of windings on rotor
- Absence of brushes and slip rings results in lesser maintenance
- Absence of permanent magnet (PM) in both stator and rotor
- Ventilating system is very simple so motor cools effectively
- Switching circuit is simple due to the use of Power semiconductor devices
- Torque developed doesn't depends on the polarity of current.

The disadvantages of SRM are:

- Windings of stator is capable of carrying magnetizing current, results in setting up of flux in the air gap
- At high-speed operations, the torque developed includes undesirable ripples
- For high speeds, current waveform consists of undesirable harmonics
- Large size of capacitor is required
- Size of motor is more as compared to the size of induction motor

In SRM applications cost, energy and efficiency plays an integral role. SRM motors of power ratings that varies from 5 to 22 kW are commercially available for many applications. Applications are as follows:

- Domestic appliances include fans, washing machines, and vacuum cleaners
- Machine tools: drill machines and lathes
- General equipment, including pumps, fans, and compressors
- Food-mixing equipment
- Conveyors, lifts, and winches are lifting devices
- Wind turbine rotor blade load control for power generation equipment
- Machines for paper mills
- Rolling mills for metal
- Equipment for wrapping and unwinding coils

2.3 Control Techniques

The various control techniques available for SRM drive are,

- Torque control
- Current control

2.3.1 Torque Control Method

Current Control, Angle Control, Direct Instantaneous Torque Control (DITC), Torque Sharing Function (TSF), and Advanced Direct Instantaneous Torque Control (ADITC) are some of the control techniques for SRM. The control methods are used for various purposes since torque ripple is less, noise is low, simpler model and higher efficiency.

TSF is primarily used to divide the total torque among all the motor's phases; the reference torque or supplied torque is equal to the sum of the torque in each of the phase's separate components. Since numerous functions meet the Torque Ripple Minimization (TRM) criteria, the selection of TSF is not particularly uncommon [5]. The commonly used control method is TSF because different types of waveforms like linear, cubic, sinusoidal, exponential curves signals are analysed. Modified TSF is preferred for the optimal implementation in SRM drive, so that it provides the minimum rate of change of flux linkage to reduce square RMS current [11]. The typical profile of the modified sinusoidal TSF is as shown in Fig 2.2. The modified sinusoidal TSF depends on switch-off angle (θ_{off}), switch-on angle (θ_{on}) and over-lap angle (θ_{ov})as follows,

 $TSF(\theta) = 0, (0 \le \theta \le \theta_{on})....(2.1)$

$$TSF(\theta) = \frac{T_e}{2} - \frac{T_e}{2} \cos \frac{\pi}{\theta_{ov}} * (\theta - \theta_{on}), \ (\theta_{on} \le \theta \le \theta_{on} + \theta_{ov}).$$
(2.2)

$$TSF(\theta) = T_e, (\theta_{on} + \theta_{ov} \le \theta \le \theta_{off}).$$
(2.3)

$$TSF(\theta) = \frac{T_e}{2} + \frac{T_e}{2} \cos\frac{\pi}{\theta_{ow}} * (\theta - \theta_{off}), (\theta_{off} \le \theta \le \theta_{off} + \theta_{ov})....(2.4)$$

$$TSF(\theta) = 0, (\theta_{off} + \theta_{ov} \le \theta \le \theta_p).$$
(2.5)



Fig 2.3 explains the torque controller block diagram with TSF for 3 phase SRM drive.



Fig 2.3: Torque Controller Block Diagram with TSF for Three-Phase SRM Drive

2.3.2 Current Control Method

Constant voltage is supplied to the controller. Due to back EMF, position of rotor is varied by varying the value of inductance. Current controller is mostly required for each phase. The block diagram of current controller is as depicted in Fig 2.4. The cascade control of current is possible in the inner loop and outer loop. It helps in the control of speed. There is a decision block that determines the position of the rotor during the conduction of current.



Fig2.4 Block Diagram of Speed Control Based on Current Control

The torque characteristics not only depends on current but also on the current constant even then it doesn't make the required torque constant. So, improvement of current control technique is required to use some more functions like exponential and cosine.

2.4 Converters used for SRM

The converter is often powered by an AC/DC converter-established fixed voltage DC link or straight from a battery bank. The performance and needs of the SRM application determine the best converter and control strategy to use [3], [9]. Before choosing the types of converters to be utilised, the operational characteristics of SRM are highlighted.

The following characteristics are condensed into three tasks [5]:

- During the positive gradient phase of the inductance profile, the current is provided to the phase.
- The torque of the motor is maximised during the phase energising stage, and this is accomplished by modifying phase current. The rise time is increased, and the fall time is decreased.
- During the commutation phase, the magnetic energy is stored and either returned or freewheeled to the dc source.

2.4.1 H-bridge Soft-Switched Converter

In soft-switched H-bridge converter, two phases always carry current. The advantage of this converter is that it decreases components size and cost. Only one diode and one switch operate per phase. The main disadvantage of the converter is that it prevents independent

control of phases, the number of phases is always a multiple of four. Fig 2.5 depicts the Hbridge soft-switched converter.



Fig 2.5 H-Bridge Soft Switched Converter

2.4.2. R-Dump Converter

R-dump converter is as depicted in Fig. 2.6. One of the variants uses one transistor and one switch (i.e., diode) for each phase. Power dissipation and switch voltage are determined by the resistor's value. The value of R is modified to produce an appropriate current fall time (that increases with lower R) and switch stress that is tolerable (increases with higher R). During switch T1 is switched off, current flows freely via the diode D1, builds up across the capacitor Cs, and then passes through the external resistor R. The stored energy is partially released by the resistor during the powered period [10], [11].



Fig 2.6. R-Dump Converter

The rating of the switch T1 includes design factors such the turn-off transient voltage. Negative torque is generated by the current in the region of the phase inductance with a negative slope, that lowers the average torque of the motor. The drawback of converter is that current in any phase doesn't take as long to discharge as it does to recharge. The overall efficiency of the motor drive is decreased by the energy lost in the resistor [10].

2.4.3. C-Dump Converter

Since an auxiliary voltage supply receives the demagnetization energy of a phase, the Cdump converter is regarded as a converter of auxiliary voltage supply [1]. To recover the direct energising current from the intermediate subsequent phase, a dump capacitor is employed in the circuit. Fig. 2.7 depicts this converter circuit. Assume that T1 is turned on to activate the Phase A in that converter. If phase current (ia) rises over the reference level, T1 is turned off, enabling diode D1, that is then forward biased. In order to achieve rapid demagnetization as an asymmetric converter, the current route through the dump capacitor Cd is blocked and the voltage across the capacitor is increased. The dump switch Tr is then activated, transferring the extra energy from the dump capacitor to the DC source through the inductor Lr. To apply (U) across the outgoing phase for faster demagnetization, the capacitor's voltage is adjusted and kept at twice the supply voltage (2U). The switching pulses [12, 13] are operated at a frequency lower than the dump switch Tr.



Fig2.7. C-Dump Converter

The C-dump converter provides the benefits of using fewer switching devices, independent phase-by-phase current management, complete regeneration capabilities, faster demagnetization during commutation, and phase commutation. The use of larger capacitor and inductors in the dump circuit makes the circuit bulky, the voltage rating of the devices is double that of the dc link voltage, capacitor voltage is maintained at 2U mainly to allow for faster demagnetization, and the converter does not allow freewheeling [1], [10]. These are the main drawbacks of C-dump converters. Because the power switches and diodes are turned on and off if the voltages and currents are not zero, the C-dump SRM converters

adhere to hard switching topologies. Additionally, the energy flowing between the dc link and Cd causes extra machine losses, lowering the motor's efficiency [14].

2.4.4 Asymmetric, Classic, or Conventional Converter

Asymmetric converter is used for fast built-up of the excitation current. The switching voltage is high. The H-bridge topology, an asymmetric bridge converter, is employed. The circuit for an asymmetric bridge converter utilised in a three-phase SRM drive is shown in Fig. 2.8. Figure 2.9 depicts the device current with a modified switching frequency. Two power switches and two diodes per phase are used in a converter to implement the unipolar switching method. The lower switch is utilised to control commutation during each phase during the upper switch controls PWM switching. Each stage is independently managed. the magnetization, freewheeling, and demagnetization modes of operation of current [3]. In the inner current control loop of the drive system, utilising a unipolar switching technique result in reduction of current ripple and frequency response is good [17], [18]. The SRM of an asymmetric converter is typically under either voltage or current control. The primary advantage of current control over voltage control is the ability to precisely manage the phase current, results in appropriate torque control and the ability to reduce torque ripple or noise. The phase current is compared with the current reference value in the SRM drive system to enforce the current reference value. It is assumed that the current error is handled by a hysteresis controller using the current window of the value (Δi). If the current error is beyond the value $(-\Delta i)$, the phase switches are turned-off simultaneously. So, during that time the phase diodes, the path is complete through dc source [19], [20].



Fig 2.8 Asymmetric Bridge Converter



Fig 2.9 Device Current with Modification of Switching Frequency

The benefits of a traditional converter include higher flexibility in controlling the machine current due to the converter's ability to apply the values of supply voltages (U, -U, and 0); independent control of each phase, that is crucial for extremely high-speed operation; fault tolerance capability; and voltage stresses is reduced across the switching components if one switch is damaged. One switch being permanently in the current-conduction route more converter losses and necessitates a larger heat sink for cooling are drawbacks. This further reduces the effectiveness of the system. Since a 3-ph SRM drive includes three switches and three diodes, two devices are constantly connected to the motor winding in series, increasing conduction loss as well as drive size and cost. Operating at high speeds, this converter generates a comparatively modest demagnetizing voltage. [10], [19], [22], [23].

2.4.5. Comparison of Converters used for SRM

Table 2.1 provides the comparison of converters used for SRM.

| Features | R-dump converter | C-dump converter | Asymmetric converter |
|--------------------|------------------|------------------|----------------------|
| Phase Independence | complete | partial | complete |
| Freewheeling | allowed | allowed | allowed |
| No. of devices | low (N) | low (N+1) | high (2N) |
| Performance | fair | very good | very good |
| Control | simple | complex | simple |
| Efficiency | low | high | high |
| Torque per ampere | low | high | medium |
| Fault tolerance | low | low | high |

Table2.1: Comparison of Converters Used for SRM

2.5 Single-Phase Bridge Rectifier

To replace the diodes with controlled switches, mainly thyristors (SCRs), is a flexible way to regulate the output of a full-wave rectifier. The output voltage is variable over a narrow range by regulating the delay angle for each SCR, that controls output.

In Fig. 4-10, controlled full-wave rectifiers are depicted. SCRs S1 and S2 in the bridge rectifier becomes forward-biased even though the source is now positive, but they do not conduct till gate signals are supplied. Switches S2, S3 and S4 also undergo forward biassing, that causes the source to become negative, but they do not conduct till gate signals are supplied. Switches S1 and S2 are forward-biased for the center-tapped transformer rectifier although Vs is positive and negative, respectively, but neither conducts till gate signal is supplied. The angle formed by the forward biassing of the SCR and the application of the gate signal is known as the delay angle. The rectifiers perform exactly like uncontrolled rectifiers with diodes if the delay angle is zero. Both bridge rectifiers and center-tapped rectifier diagram; Figures 2.11 and 2.12 show the output for a resistive load and continuous current, respectively.



Fig 2.11 Output for a Resistive Load





2.6 Summary

i_o

vo

The asymmetric converter topology was found to be suitable for high-speed operation because of the quick current rise and fall times and negligible shot through faults after all the converters had been analysed. Because there is no resistance commutation circuit or additional coil added to the converter topology, there are no significant heat or copper losses in the asymmetric bridge converter.

NOTI

2021-22

Chapter 3

BLOCK DIAGRAM AND METHODOLGY

The chapter includes the brief explanation on methodology of SRM for speed control is employed in the project. The chapter also briefly explains the working of the asymmetric bridge converter circuit and process flow for the simulation and hardware implementation and it also contains the explanation of block diagram of the project.

3.1 Block Diagram



The block diagram of SRM for speed control is as depicted in the Fig 3.1. There are different number of stator slots and number of rotor slots like 6/4 or 8/6 or 10/8 respectively. The number of stator slots and the number of rotor slots need not be same. Here 8 stator slots and 6 rotor poles is used for hardware implementation and for simulation 6 stator slots and 4 rotor slots. The 8/6 SRM consists of built-in hall sensors with loading. An asymmetric bridge with 4 phase bridge rectifier is used to keep the output voltage regulated. An asymmetric bridge is mainly of Insulated Gate Bipolar Transistor (IGBT) based semiconductor diode is used that operates at a frequency of 15 kHz. The gating pulse for IGBT is provided from the DSP controller [3], [9]. An asymmetric bridge is that mainly consists of 4 phases namely phase A, phase B, phase C and phase D respectively.

The SRM is an 8 stator slots and 6 rotor slots that consists of inbuilt hall sensors. Hall sensors are mainly used for detecting the speed and position of rotor. The speed of the motor is measured using hall sensor so the actual speed of motor is measured. The actual speed is compared to the reference speed. An error is generated that is supplied to the PID controller is varied and the pulse width modulation generator that generates the pulses and

is directly supplied to the IGBT asymmetric bridge and the generated pulses is supplied to the SRM.

The rotor position sensor detects the position of the rotor and sends the related output to the error detector. To generate an error signal that is sent to the controller block, the error detector compares the reference speed with the actual speed. In accordance with the error signal, the controller sends the converter the suitable control signal. Through appropriate excitation of the corresponding windings in the stator, the converter regulates the motor's speed.

3.2 Methodology

The methodology involved in developing the work is as depicted in Figure 3.2



• Planning

Efficient converter topology for speed control of SRM is selected by comparing with various topologies. The selected topology in this project is IGBT based asymmetric bridge converter [1]. The 3ph bridge rectifier is selected based on the designed values [4].

• Design and selection of components

An asymmetric bridge converter is designed. The designing of the converter involves selection of transformer, switching devices IGBT, and selection of diode and design of filter components like capacitor [2]. The tools used for schematics and simulations are MATLAB/SIMULINK.

• Simulation Analysis

The asymmetric converter is simulated using PSIM software. The feedback is provided with PI controller circuit [4]. The overall simulation of the entire system with motor, controller and converter circuit is simulated using MATLAB/Simulink [4].

• Hardware Implementation.

The assembled system with SRM motor [7], DSP controller [11] with control signals is checked and the test setup is made for the analysis and testing purposes.

• Testing and verification.

The implemented converter, rectifier along with DSP module is analysed and the performance of motor is tested under various input conditions.

3.3 Flow Chart

The flow chart of speed control of SRM for open loop is as mentioned in Fig 3.3. Initially the hall sensors read the position of motor. Now, the initiation sequence 1 here the phases B, C and D are energised. In the initiation sequence 2 here the phases B is energised, phases C and D are de-energised.



Fig 3.3 Flow Chart for Speed Control of SRM for Open Loop

In the commutation sequence the movement of motor is either in clockwise or anticlockwise based on the energisation of phases. Error check is performed if there is any error in the rotor movement then zero condition is initiated to stop the supply and turn-off all PWM.

The flow chart of speed control of SRM for closed loop is as shown in Fig 3.4. Initially the hall sensors read the position of motor. Now, the initiation sequence 1 here the phases B, C and D are energised. In the initiation sequence 2 here the phases B is energised, phases C and D are de-energised. In the commutation sequence based on any one feedback of hall sensor speed is calculated. Any deviation from reference speed is encountered by duty cycle of PWM. Error check is performed if there is any error in the rotor movement then zero condition is initiated to stop the supply and turn-off all PWM.



Fig 3.4 Flow Chart for Speed Control of SRM for Closed Loop

3.4 Summary

This chapter consisted block diagram and methodology for speed control of SRM. It consisted of planning, design for selection of components, selected suitable simulation tool namely PSIM and MATLAB/SIMULINK. Finally, methodology for the hardware implementation, testing and verification.



Chapter 4 SPECIFICATION AND DESIGN DETAILS

This chapter consists of specifications for speed control of SRM. Hardware components selected for the implementation are also discussed.

4.1 Specifications of the motor

The specifications of three phase having 6 stator slots and 4 rotor poles for SRM simulation is as represented in Table 4.1.

| Motor parameters | Values | |
|----------------------------|----------|--|
| Rated Power | 60kW | |
| Number of phases | 3 | |
| Number of stator poles | 6 | |
| Number of rotor poles | 4 | |
| Aligned phase inductance | 23.6mH | |
| Unaligned phase inductance | 0.67mH | |
| Inertia | 0.05kg.m | |
| Stator resistance | 0.05Ω | |
| DC Voltage supply | 240 V | |
| Inductor | lmH | |

Table 4.1: Parameters of Three Phase 6/4 Poles SRM for Simulation

4.2 Asymmetric Bridge Converter Design

The design parameters for Asymmetric converter are as follows as shown in Fig. 2.10 and Fig. 2.11.

• Switch rms current is supplied by

• θrp in terms of rotor poles

$$\theta r p = \frac{2\pi}{P_r}....(4.2)$$

• The average current in the diode is

$$I_{D1(avg)} = \frac{I_p}{\theta r p} * (1 - d1) * \frac{\theta_c - \theta_a}{2} + \frac{\theta_f}{2} \dots (4.3)$$

• θf is the current fall angle

• The average duty cycle in region $(\theta_c - \theta_a)$ may be derived as:

$$d_1 = \frac{I_{p^*(R_s + \omega_m)}}{V_{dc}}....(4.4)$$

- Output voltage is supplied by $=\frac{V_{in} V_{sw}}{d(1-d)} = 50$ V.....(4.5)
- Inductor = L = 1mH

4.2.1 IGBT Switch Details

TSG40N120CE IGBT uses improved NPT technology and trench design for its design. 1200V NPT IGBT provides superior switching performances and conduction, ruggedness high avalanche, and parallel operation of the switch is easier [4], [8]. It is suited for high frequency and soft switching applications such as microwave oven, induction heating etc.,



NPT Trench IGBT

Fig 4.1 Diagram of IGBT

Features:

- 1200V NPT Technology
- Switching frequency is high
- Conduction losses are less

Selection of the IGBT switch depends on Collector-Emitter Voltage V_{CE} , Gate-Emitter Voltage V_{GE} etc.,

The package and size of the IGBT is based on the losses that takes place in IGBT. The two types of losses are calculated during the selection of the IGBT.

- Conduction losses
- Switching losses

Conduction losses are calculated as per the equation. Multiplication factor of 1.4 is considered as the normalized resistance corresponding to 110 $^{\circ}$ C of junction temperatures (T_j).

- Conduction Loss (P_COND) = 1.4*Rds*(Ip_rms)^2(4.5)
- Switching losses are calculated by bellow equations.

| The Turn-on and Turn-off of the IGBT are depicted by the equation: | |
|--|----|
| $T_{cm} = \frac{(Q_GD * R_GATE)}{(4.6)}$ | 6) |
| VGATE-VTH (VGATE-VTH) | 0) |
| $T = \frac{(Q_GD * R_GATE)}{(A = CATE)}$ | 7) |
| I off - (VTH) (VTH) |) |

The selected IGBT includes the following parameters are as shown in Table 4.2.

| Table | 4.2: Rating | g of IGBT |
|-------|-------------|-----------|
| | | <u> </u> |

| Parameters | Value |
|---------------------------|-------|
| Collector-Emitter Voltage | 1200V |
| Gate-Emitter Voltage | ±20V |
| Continuous Current | 64A |
| Diode Forward Current | 40A |
| Max Power Dissipation | 208W |
| Turn-On Delay Time | 41ns |
| Rise Time | 82ns |
| Turn-Off Delay Time | 200ns |
| Fall Time | 85ns |
| Diode Forward Voltage | 2.8V |

4.2.2 Details of Diode

Diodes are the protection devices and are designed for the use of inverters, switching power supplies and freewheeling diodes. Fig 4.2 represents the Diode used for hardware implementation.



Features

- Ultrafast recovery time (35 and 60 ns)
- Operating junction temperature (T_j) is 175°C
- It handles up to 600 V
- Forward voltage drop is less
- Derating current is specified at ambient temperatures
- Junction withstands high temperature

Ratings of diode are as shown in Table 4.3

| Parameters | Value |
|--|--------------------------|
| Peak Reverse Voltage | 200V |
| Average Rectified Forward Current (Rated VR) | 15 @ TC = 150°C |
| Peak Rectified Forward Current, Per Leg | $30 @ TC = 150^{\circ}C$ |
| Operating Junction and Storage Temperature | - 65 to +175°C |
| Maximum Thermal Resistance, | 1.5 °C/W |
| Junction-to-Case Junction-to-Ambient | 40 °C/W |
| Maximum Reverse Recovery Time | 35ns |

Table 4.3 Rating of Diode

4.3 Design of 1-Phase Rectifier

Single phase rectifier is as depicted in Fig 4.3.



Average load current Io = $\frac{\pi}{2} \int io(\omega t) d(\omega t) = 7.05 \text{ A}$ (4.12)

$$Vo = \frac{2Vm}{\pi} \cos\theta = 296V \dots (4.13)$$

4.4 Capacitor

KEMET's (ALS30/31) Series are screw terminal capacitors. It covers a greater range of voltage ratings and case sizes, featuring too long-life performance and high ripple currents. They are preferably suitable for commercial and industrial applications. It exhibits long life expectancy for high frequency converters, Switch Mode Power Supplies (SMPS) Uninterruptible Power Supply (UPS).



Fig 4.4 Capacitor

Benefits

- Compact in size
- Long life spans up to 25,000 hours at 85°C
- Less current ripple
- Voltage surge capability is good
- Optimized designs are also available

Table 4.4 Ratings of Capacitor

| Parameters | Value |
|-----------------------|----------------------|
| Capacitance Range | 100 – 680,000 μF |
| Rated Voltage | 25 – 500 VDC |
| Operating Temperature | -40 to +85°C |
| Capacitance Tolerance | ±20% at 100 Hz/+20°C |

4.5 Transformer

Transformer provides isolation between the input and output. It helps to regulate the output voltage to be either higher than input voltage or lower than the input voltage depending on the application. Transformers are used in a dc-dc converter to provide protection against electric shock and it reduces the hazards caused due to the fault conditions [20]. Transformers are used in applications requiring a different ground point for different parts of the circuit. For the hardware implementation of the dual input LLC converter a step-down transformer is used. Fig 4.5 shows a step-down transformer. The rating of transformer is 230V/14V, 2A.



Fig 4.5 Step-Down Transformer

The transformer includes the following parameter values:

- ➤ Input Voltage: 230V AC
- \succ Output Voltage: 14V and 0V
- ≻ Output Current: 2 Amp
- ➤ Winding: Copper
- ➤ Mounting: Vertical mount type

4.6 Hall Effect Sensor

The magnetic field is measured using the Hall Effect, and the Hall Effect sensor is the one that monitors presence. The Hall sensor's output voltage is inversely proportional to the magnetic field intensity.

Positioning, speed detection, proximity sensing, and current sensing are just a few of the applications that typically depend on hall sensors. A binary switch is produced at the same time a hall sensor is coupled with the detection of threshold values. Computer printers that detect missing paper and open covers during operation, as well as 3D printers to measure the filament thickness, are frequently employed in industrial applications. Hall sensor is as depicted in Fig 4.6 and pin configuration is as shown in Table 4.5.



Fig 4.6 Hall Sensor

```
Table 4.5 Pin Configuration of Hall Sensor
```

| Pin Name | Description |
|-----------|---|
| +5V (Vcc) | Used to power the hall sensor, typically +5V is used |
| Ground | Connect to the ground of the circuit |
| Output | This pin is high, if magnet is detected. Output voltage is equal to |
| - | Operating voltage. |

4.6.1 Specifications of Hall-Effect Sensor

- Hall-effect sensor's output is digital
- Operating voltage ranges from 2.5 V to 30 V (typically 5 V)
- Output current is 20 mA
- Used to detect the magnets
- Output voltage is normally equal to the operating voltage
- Operating temperature ranges from -30°C to 85°C
- Turn-on and turn-off time is 1us
- In-built protection
- Appropriate for use in industrial and automotive applications

4.6.2 Use of Hall-Effect Sensor

There are two types of hall effect sensors: the first produces an analogue output, the second produces a digital output. A3144 is a hall sensor with a digital output. The output is low or logic zero if a magnetic field is detected; otherwise, the output is high or logic one. In order to maintain the output at logic low as soon as a magnet is detected, it is advised to utilise a pull-up resistor as illustrated in circuit Fig. 4.7. The pull-up resistor R1 (10K) and filter capacitor C1 (0.1uF) in the circuit help to reduce noise that combines with the digital output.



Fig 4.7 A3144 Hall Sensor

Application

- Used to detect magnetic objects
- Used in magnetic alarm door system
- Measures speed in automobiles
- Detect the pole of magnets in SRM, BLDC motors

4.7 Evaluation Board

The launchpad F28379D is as shown in the Fig 4.8.



4.7.1 Pinouts of F28379D

The F28379D consists of 11 connectors for external interface and the pin details are as listed. Out of 11 connectors only 4 connectors are used namely J2, J4, J8 and J7.

| J2 Connector | |
|--------------|--|
|--------------|--|

J4 Connector

| Pin number | Description |
|------------|-------------|
| 20 | GND |
| 19 | GPIO61 |
| 18 | GPIO123 |
| 17 | GPIO122 |
| 16 | RST |
| 15 | GPIO58 |
| 14 | GPIO59 |
| 13 | GPIO124 |
| 12 | GPIO125 |
| 11 | GPIO29 |
| | |

J7 Connector

| Pin number | Description |
|------------|-------------|
| 70 | ADCINA1 |
| 69 | ADCINA4 |

Pin number Description GPIO0 40 GPIO1 39 38 GPIO2 GPIO3 37 GPIO4 36 GPIO5 35 GPIO24 34 33 GPIO16 32 DAC1 31 DAC2

J8 Connector

| Pin number | Description |
|------------|-------------|
| 80 | GPIO6 |
| 79 | GPIO7 |

| 68 | ADCINB4 | 78 | GPIO8 |
|----|---------|----|--------|
| 57 | ADCINC4 | 77 | GPIO9 |
| 66 | ADCINA5 | 76 | GPIO10 |
| 65 | ADCINB5 | 75 | GPIO11 |
| 64 | ADCINC5 | 74 | GPIO14 |
| 53 | ADCIN15 | 73 | GPIO15 |
| 62 | GND | 72 | DAC3 |
| 61 | 5V | 71 | DAC |

4.7.2 TMS320F28379D DSP

The TMS320F28379D is a DSP based PID controller and a produce of Texas instrument is as depicted in Fig 4.7. It is directly connected to the PC using the USB cable. The features are as follows,

- 54 Digital Input/Output pins out of those 15 pins are used as Pulse Width Modulation outputs
- 16 pins are used for Analog Inputs (AI)
- 4 UART pins are used in serial interface
- Crystal oscillator of 16MHz
- USB connection
- It is interfaced with PC using USB cable
- Powered using a battery or AC-to-DC adapters
- Pins 34 to 40 are used to the control signals of asymmetric bridge converter 1 to 6.
- Pins 79 and 80 are used to the control signals of asymmetric bridge converter 7 and
 8.

4.8 Summary

Specifications and the design of the speed control of SRM were discussed. The hardware components for the implementation to develop the proposed hardware were presented in the chapter.

Chapter 5

SIMULATION AND HARDWARE IMPLEMENTATION

The chapter discusses about the simulation of SRM for speed control is carried out using MATLAB/SIMULINK and PSIM software. The implementation to develop the proposed hardware is presented in the chapter.

5.1 Simulation Analysis

It uses a 240V DC supply power. For the speed ranges, the converter turn-on angle is 45° and turn-off angle is maintained at 75° . The hysteresis band is set to 10A with a reference current of 200A. Applying the step reference to the regulator input initiates the SRM. The properties of the load affect the acceleration rate. A very light load is chosen to reduce the starting time. The motor speed increases in accordance with the mechanical dynamics of the system because only the currents are controlled. Fig. 5.1 depicts the simulation of SRM speed control using a P controller using MATLAB/SIMULINK software.



Fig 5.1 Speed Control of SRM using P Controller

A type of control system known as a proportional controller function in a linear or linear manner and serves as a correction factor between the measured value and the reference value. Comparison of the reference value and actual value is performed, an error is produced [5].

To reduce the steady state error, a large gain is necessary. A proportional controller is therefore employed. The Simulink model is created to regulate the SRM's speed using a P controller. The actuating error signal and the controller output u, possess a continuous linear relationship that is $u = K_P * e(t)$(5.1)

Here u - Output signal

e(t) - Error signal and

 K_P - Gain constant

The simulation of SRM for speed control using PI controller using MATLAB/SIMULINK software is as shown in Fig 5.2.



Fig 5.2 Speed Control of SRM using PI Controller

Proportional integral P_i controllers are also known as proportional in conjunction with integral control. Proportional integral is used to reduce error between the measured value and the reference value by varying the value of input supplied to the circuit. PI controller is a combination of both proportional control and the integral control. SRM for speed control using PI controller is simple, implementation is easier, low cost, less error in the steady state condition and highly robust [5].

The error input supplied to the circuit is

 $u = K_P * e(t) + K_i * \int e(t) dt$ (5.2)

The values of K_p and K_i is obtained by method of tuning. The values of K_p and K_i used in the simulation circuit are 50 and 0.1 respectively. The simulation of SRM for speed control using PID controller using MATLAB/SIMULINK software is as depicted in Fig 5.3.



Fig 5.3 Speed Control of SRM using PID Controller

Proportional Integral Differential Controller is a closed loop system that is commonly used in most of the industrial and other applications. The error that is generated is reduced in spite of increase in gain [5]. The error input supplied to the circuit is

Here u is the control signal, e(t) is the error signal. The value of K_p , K_i and K_d are obtained by tuning method. The value of K_p , K_i and K_d used in the simulation circuit is 20, 0.1 and 0.05 respectively. The tuning method is used to get the values of K_p , K_i , and K_d .

K_p, K_i, and K_d values are

- Proportional term (K_p) is the proportional to the error,
- Integral term (K_i) is the proportional to the integral of the error and
- Differential term (K_d) is the proportional to the derivative of the error.

The controller's K_P , K_i , and K_d constant values depend on the system being regulated, so after proper tuning and testing to select the optimal parameters, the values of the constants utilised in this analysis are obtained as follows:

Proportional controller, $K_P = 50$

Proportional Integral controller, $K_P = 50$, $K_i = 0.1$

For Proportional Integral Differential controller, K_P is 20, K_i is 0.1, and K_d is 0.05

The comparison of gain responses of P, PI, PID controller is as displayed in Table 5.1.

| Parameter | Speed of response | Stability | Accuracy |
|---------------------------|-------------------|-------------|-----------|
| | | | |
| Increasing K _p | Increases | Deteriorate | Improves |
| Increasing K _i | Decreases | Deteriorate | Improves |
| Increasing Kd | Increases | Improves | No impact |

Table 5.1 Comparison of Gain Response for P, PI and PID Controller

5.1.1 Power Converter

An asymmetric bridge converter shifts the current provided to the phase in accordance with the rotor position. Converter circuit is as shown in the Fig 5.4 (a), Power Converter Block is as depicted in Fig 5.4 (b) and each phase converter, showing the switching devices as depicted in Fig 5.4 (c).



Fig 5.4 (c) Each Phase Converter

5.1.2 SRM Block

The SRM block used for the simulation is as shown in Fig 5.5. The detailed set parameters for SRM block are as mentioned in Fig 5.6.



| Paramotoro | Madal | 1 |
|------------------|------------|----------------------------|
| Farameters | Model | |
| Type: | | |
| 6/4 | | |
| Stator resistan | ce (Ohm) |): |
| 0.05 | | |
| Inertia (kg.m.n | n): | |
| 0.05 | | |
| Friction (N.m.s |): | |
| 0.02 | | |
| Initial speed ar | nd positio | n [w0(rad/s) Theta0(rad)]: |
| [0 0] | | |
| Sample time (· | 1 for inh | erited): |
| | | |





5.1.3 Position Sensor

The sensor is a crucial part of any measuring system because it collects information from the environment or physical parameter and converts it into an electrical signal that the system may use as input. By definition, a position sensor is a device that tracks an object's movement and transforms it into signals that may be sent, controlled, or processed. These sensors are typically used to detect the body from a reference point. As a result, it recognises the change in position and uses this output as feedback so that the control system may react appropriately. The primary functions of a position sensor are to control motion, count, and encode various activities by determining whether they exist or not. Position sensor block and its detailed simulation is as described in Fig 5.7 and Fig 5.8 respectively.



Fig 5.7 Position Sensor Block



Fig 5.8 Detailed Simulation Block of Position Sensor

5.1.4 Simulation of Asymmetric bridge

The simulation of 4phase asymmetric bridge is performed using PSIM software as shown in Fig 5.9. The switching sequence of the bridge is as provided in Table 5.2. The reference signal is commutated with the commutation of the phases. Table 5.2. represents the active, reference and discharge phases for commutation in the sequence C-D-A-B-C.



Table 5.2. Commutation Sequence of Asymmetric Bridge

Fig 5.9. Simulation of Asymmetric Bridge

5.2 Hardware Implementation

The hardware implementation of control signals for the generation of PWM signals is as mentioned in the circuit Fig 5.10. The system takes one of the two inputs that is either the closed loop speed reference or the open loop duty cycle. Open loop duty is the ratio of set duty value to 3000 as designed in the program. The motor runs in 3 stages:

- Initiation Sequence 1: Phases B, C and D are energized.
- Initiation Sequence 2: Phases C and D are de energized and only phase B is energized to align the motor.
- Commutation Sequence: The motor after previous phase is commutated in either clockwise or anti clockwise by energizing the phase A, B, C and D in either sequence.
- Zero Condition: If there is an error this condition is initiated to turn off all PWMs and stop supply.



Fig 5.10 Control Block for PWM Generation

Sequence Selector is used to switch between the sequences as Initiation Sequence 1 for 1 second after start, Initiation Sequence 2 for next 1 second and switched over to Commutation Sequence for rest of motor operation.

The PWM Generator generates necessary PWM for the IGBTs. The entire programming is performed by using Simulink Embedded Coder and the C2000 Simulink blocks that is directly program the TMS320F28379D controller used. The different blocks are:

- General Purpose Input
- General Purpose Output
- Counter
- PID controller
- PWM block
- GPIO Input

GPIO block is used as shown in Fig 5.11 to read all the signals from Hall Sensors in order to commutate the motor as well as speed calculation.



The counter block as shown in Fig 5.12 is used to calculate the speed on the basis of periodicity of the hall sensors every 0.5 seconds.



Fig 5.12 Counter Block

• PID Block

The PID block as shown in Fig 5.13 is the PID controller for the closed loop system. The values for P, I and D are tuned in real time with hardware in loop testing to get a good trade-off between settling time and overshoots.



Fig 5.13 PID Block

PWM Block

PWM block as mentioned in Fig 5.14 directly generates the PWM from the DSP controller based on excitation input. The operating frequency used is 15 kHz.



The GPIO Output block as shown in Fig 5.15 is used to generate digital high or low output that is used for driving low side IGBTs.



Fig 5.15 General Purpose Output Block

In the control sequence soft switching sequence is used. This basically means high side IGBTs are driven by PWM signals of 15 kHz the low side IGBTs are driven by just high or low signals.

5.3 Main Block

The main block of the system as shown in Fig 5.16. All the 4 hall sensor states are read using GPIO Input block. One hall sensor is used for speed calculator using the counter block. The controller is implemented using the PID block. The Selector is to switch between open loop and closed loop operation.



Fig 5.16 Main Block of Hardware

5.4 4-Phase Asymmetric Bridge Converter

The hardware connection of 4 phase asymmetric bridge converter is as mentioned in Fig 5.17.

- It consists of a step-down transformer with 230V/14V to drive the MOSFET circuit.
- It consists of 4 legs with 2 MOSFET with diodes in each leg.
- It consists of 2200uF capacitor with a supply voltage of 250V.
- A rectifier is used to convert 230VAC into 311VDC.
- Input to the converter is single phase, 220VAC, 50Hz and 2A.
- The voltage across the capacitor is 296VDC.



Fig 5.17 Asymmetric Bridge Converter



4-Phase Asymmetric bridge converter with gating pulses is as shown in Fig 5.18.

Fig 5.18 4-Phase Asymmetric Bridge Converter with Gating Pulses

The specifications of motor and its ratings are as shown in the Table 5.3

Table 5.3 Specifications of Motor

| Motor parameters | Values | | | |
|------------------------|---------|--|--|--|
| Rated Power | 1kW | | | |
| Speed (rated) | 2500rpm | | | |
| Number of stator poles | 8 | | | |
| Number of rotor poles | 6 | | | |
| DC Voltage supply | 240 V | | | |
| Inductor | 1mH | | | |

The switched reluctance motor used for hardware implementation is as described in Fig 5.19.



Fig 5.19 Switched Reluctance Motor
5.5 TMS320F28379D DSP Controller Connections

The connections of gating pulses to Asymmetric bridge converter, hall sensors provided from the DSP is as shown in Fig 5.20.



Fig 5.20 TMS320F28379D a DSP Based PID Controller Connections

5.6 Summary

This chapter includes the simulation circuit using MATLAB/SIMULINK and PSIM software, flow chart and the hardware components that are used for implementation were discussed. It also includes the connection diagram connected to the asymmetric bridge and the hall sensors.

Chapter 6

RESULTS AND DISCUSSIONS

The chapter includes the simulation results and hardware results for the speed control of SRM.

6.1 Simulation Results

Chapter 5 presented the simulation circuit for the speed control of SRM. The results observed from the circuits are explained.

The reference speed is set at 1500rpm and the obtained response is displayed in the scope. The graph depicted on the scope is speed against time with the value of K_P is 50. The reference speed used in the simulation circuit is 1500rpm and the obtained speed is also 1500rpm. A plot of speed varying with time is as shown in Fig 6.1.



Fig 6.1 A Plot of Speed Varying Time using P Controller $K_P = 50$ and Reference Speed = 1500rpm By varying the value of K_P the graph depicted on the scope is speed varying with time with the value of K_P is 40. The reference speed used in the simulation circuit is 1500rpm and the obtained speed is also 1500rpm. A plot of speed varying with time is as shown in Fig 6.2. Similarly, the value of K_P is 30 and the output speed as 1500rpm that is as mentioned in Fig 6.3.

| File Tools | View Simul | ation Help | | | | |
|------------|------------|------------|-----|---|-----|-----|
| | | | | | | |
| 1600 | | | | | | |
| 400 | | | | | | |
| 200 - | | | | | | |
| 000 | | | | | | |
| воо - | | | | | | |
| 600 - | | | | | | |
| 400 | | | | | | |
| 200 | | | | | | |
| 0 | | | | | | |
| 0 | 0.5 | 1 | 1.5 | 2 | 2.5 | |
| Ready | | | | | | T=3 |

Fig 6.2 A Plot of Speed Varying Time using P Controller $K_P = 40$ and Reference Speed = 1500rpm



Fig 6.3 A Plot of Speed Varying Time using P Controller $K_P = 30$ and Reference Speed = 1500rpm

The reference speed is set at 1500rpm and the obtained response is depicted in the scope. The graph depicted on the scope is speed varying with time with the value of K_P is 50 and K_i is 0.01. The reference speed used in the simulation circuit is 1500rpm and the obtained speed is also 1500rpm. A plot of speed varying with time is as shown in Fig 6.4.

| <u>File</u> <u>T</u> ools | <u>V</u> iew S <u>i</u> mula | tion <u>H</u> elp | | | | |
|---------------------------|------------------------------|-------------------|---------|---|-----|-----|
| ◎ • ≪ (| > 🕨 🔲 😽 | - 🔍 - 🐼 · | - 🗳 🕹 - | | | |
| 1600 | | | | | | |
| 100 | | | | | | |
| 200 | | | | | | |
| | | | | | | |
| 800 - | | | | | | |
| 500 - | | | | | | |
| 400 - | | | | | | |
| 200 | | | | | | |
| 0 | | | | | | |
| 0 | 0.5 | 1 | 1.5 | 2 | 2.5 | |
| leady | | Timo ir | second | | | T=: |

Fig 6.4 A Plot of Speed Varying Time using P Controller $K_P = 50$, $K_i = 0.01$ and Reference Speed = 1500rpm

By varying the value of K_p and K_i the graph depicted on the scope is speed varying with time with the value of K_P and K_i . Similarly, the value of K_P is 50 and K_i is 0.01 and K_P is 40 and K_i is 0.01 and the output speed as 1500rpm that is as described in Fig 6.5 and Fig 6.6 respectively.

| File Tools | View Simula | tion Help | | | | |
|------------|-------------|-----------|-------------|---|-----|-------|
| @ • 🚳 (| > 🕨 🔳 😒 | - 🔍 - 🗔 | - 🔊 - | | | |
| 1600 | | | | | | |
| | | | | | | |
| | | | | | | |
| + 200 | | | | | | - |
| 00 | | | | | | |
| | | | | | | |
| 2 500 | | | | | | |
| 400 | | | | | | |
| | | | | | | |
| 200 | | | | | | |
| 0 | | | | | | |
| 0 | 0.5 | 1 | 1.5 | 2 | 2.5 | |
| Ready | | Tim | a in second | | | T=3.0 |

Fig 6.5 A Plot of Speed Varying Time using P Controller $K_P = 40$, $K_i = 0.01$ and Reference Speed = 1500rpm

| File Tools | View Simuli | ition Help | - 🛃 🐼 - | | | |
|------------|-------------|------------|---------|---|-----|-----|
| 1600 - | | | | | | |
| 1400 | | | | | | |
| 00 | | | | | | |
| 00 | | | | | | |
| 00 | | | | | | |
| | | | | | | |
| 00 | | | | | | |
| 00 | | | | | | |
| 0 | | | | | | |
| 0 | 0.5 | 1 | 1.5 | 2 | 2.5 | |
| Ready | | | | _ | | T=3 |

Fig 6.6 A Plot of Speed Varying Time using P Controller $K_P = 30$, $K_i = 0.2$ and Reference Speed = 1500rpm

The reference speed is set at 1500rpm and the obtained response is depicted in the scope. The graph depicted on the scope is speed varying with time with the value of $K_P = 20$, $K_i = 0.1$ and $K_d = 0.05$. The reference speed used in the simulation circuit is 1500rpm and the obtained speed is also 1500rpm. A plot of speed varying with time is as shown in Fig 6.7.



Fig 6.7 A Plot of Speed Varying Time using P Controller $K_P = 20$, $K_i = 0.1$ and $K_d = 0.05$, Reference Speed = 1500rpm

By varying the values of K_p , K_i and K_d the graph depicted on the scope is speed varying with time with the value of K_P and K_i . Similarly, the values of $K_P = 30$, $K_i = 0.01$ and $K_d = 0.5$ and of $K_P = 40$, $K_i = 0.2$ and $K_d = 0.04$ and the output speed as 1500rpm that is as shown in Fig 6.8 and Fig 6.9 respectively.



Fig 6.8 A Plot of Speed Varying Time using P Controller $K_P = 30$, Ki = 0.01 and $K_d = 0.5$, Reference Speed = 1500rpm



Fig 6.9 A Plot of Speed Varying Time using P Controller $K_P = 40$, $K_i = 0.2$ and $K_d = 0.04$, Reference Speed = 1500rpm

Simulation results of SRM for speed control using PID controller is as mentioned in Table 6.1.

| | | Reference speed in rpm | Actual speed in rpm |
|----------------|---|------------------------|---------------------|
| | | | |
| P controller | $K_{p} = 50$ | 1500 | 1500 |
| | $K_{p} = 40$ | 1500 | 1500 |
| | $K_{p} = 30$ | 1500 | 1500 |
| PI controller | $K_{p} = 50, K_{i} = 0.01$ | 1500 | 1500 |
| | $K_{\rm g} = 40, K_{\rm i} = 0.01$ | 1500 | 1500 |
| | $K_{p} = 30, K_{i} = 0.2$ | 1500 | 1500 |
| PID controller | $K_p = 20, K_i = 0.1, K_d = 0.05$ | 1500 | 1500 |
| | $K_p = 30, K_i = 0.01, K_d = 0.5$ | 1500 | 1500 |
| | $K_{g} = 40, K_{i} = 0.2, K_{d} = 0.04$ | 1500 | 1500 |

Table 6.1 Simulation results for speed control of SRM using PID controller

Simulation of Asymmetric Bridge is as mentioned in Fig 5.9 in Chapter 5. The output voltages across various phases V1, V2, V3 and V4 is as shown in Fig 6.10, Fig 6.11, Fig 6.12, and Fig 6.13 respectively.











Fig 6.13. Output Voltage across Phase D (V4)

The voltage across the capacitor Vc is as shown in Fig 6.14.



Fig 6.14. Voltage across Capacitor (Vc)

The currents through the switches IGBT 1,2,3 and 4 are as provided in Fig 6.15.



Fig 6.15. Currents Through Switches IGBT 1,3,5 and 7

The currents through diodes D1, D3, D5 and D7 are as provided in Fig 6.16.



Fig 6.16 Currents Through Diodes D1, D3, D5 and D7

6.2 Hardware Results

The designed values are used for selecting various components. The overall setup of the proposed hardware is as shown in the Fig 6.17.



Fig 6.17 Hardware Module of SRM

The hardware module is tested for open loop and closed loop conditions. For open loop condition the supply voltage is 201.5 VDC as shown in Fig 6.18(a) and 151 VAC as shown in Fig 6.18(b) and the reference speed is kept at 1500rpm but obtained speed is 1420rpm are as shown in Fig 6.18(c).



Fig 6.18(a) DC Supply Voltage in V



Fig 6.18(b) AC Supply Voltage in V and Current in A



Fig 6.18(c) Speed in rpm for Open Loop Condition

For closed loop condition the supply voltage is 210.7 VDC as shown in Fig 6.19(a) and 151 VAC as shown in Fig 6.19(b) and the reference speed is kept at 1500rpm but obtained speed is 1420rpm are as shown in Fig 6.19(c).





Fig 6.19(a) DC Supply Voltage in V

Fig 6.19(b) AC Supply Voltage in V and Current in A



Fig 6.19(c) Speed in rpm for Closed Loop Condition

Speed of the motor during no-load and full-load condition. The reference speed is 1500rpm but obtained speed at no-load is 1644rpm is as shown in Fig 6.20(a) and at full-load is 1180rpm as shown in Fig 6.20(b) respectively.



Fig 6.20(a) Speed in rpm at No-Load Condition

Fig 6.20(b) Speed in rpm at Full-Load Condition

Hardware results of SRM for speed control is as shown in Table 6.2.

| AC voltage (V) | Reference | Simulation result | Measured | Measures speed |
|----------------|-------------|-------------------|-------------|----------------|
| | speed (rpm) | of speed in rpm | speed (rpm) | (rpm) |
| | 1.0 | | Open loop | Closed loop |
| 31 | 1500 | 1500 | 186.1 | 1417 |
| 50 | 1500 | 1500 | 256.8 | 1423 |
| 70 | 1500 | 1500 | 402.5 | 1446 |
| 90 | 1500 | 1500 | 754 | 1442 |
| 110 | 1500 | 1500 | 987.5 | 1452 |
| 130 | 1500 | 1500 | 1287.6 | 1454 |
| 150 | 1500 | 1500 | 1428 | 1460 |

 Table 6.2 Hardware results for speed control of SRM

6.3 Summary

This chapter includes the simulation results that was simulated using MATLAB/SIMULINK and PSIM software. The software, hardware results were noted. Both simulation and hardware results were compared.

Chapter 7

CONCLUSION AND FUTURE SCOPE

Now a days, SRMs are more attractive due to its simple construction. SRM is highly reliable, less expensive, high-speed capacity, high torque to inertia ratio that is one of the important choices for different application. The presence of nonlinear behaviour of SRM, it is not so easy to control. SRM is suitable for high-speed applications mainly due to its robust nature, the salient poles including concentrated windings of on rotor and stator and also the absence of winding on rotor. The simplest of all the motor techniques is adopted. Speed control of SRM is simulated and implemented by using PID controller.

The 8/6 SRM consists of built-in hall sensors with loading. An asymmetric bridge including 4 phase bridge rectifier is used to keep the output voltage regulated. An asymmetric bridge is mainly of IGBT based semiconductor diode is used that operates at a frequency of 15 kHz. The gating pulse for IGBT is provided from the DSP controller. An asymmetric bridge is that mainly consists of 4 phases. The SRM is an 8 stator slots and 6 rotor slots that consists of inbuilt hall sensors. Hall sensors are mainly used for detecting the speed and position of rotor. The speed of the motor is measured using hall sensor, so the actual speed of motor is measured. The actual speed is compared with the reference speed. An error is generated that is supplied to the PID controller. The pulses are varied based on the error signals. The pulse width modulation generator generates the gating pulses and is directly supplied to the SRM through IGBT asymmetric bridge converter. A 4-phase asymmetric bridge converter is designed. The speed control of SRM is performed using MATLAB/SIMULINK software by varying the values of P, PI and PID controller. The proposed speed control of SRM is tested for both no-load and full-load condition with reference speed is 1500rpm.

7.1 Conclusion

- The 6/4 SRM is driven by an asymmetric bridge converter and construction is simple and control compared to a commutation motor.
- SRM is modelled on MATLAB/Simulink and it is simulated for best performance.
 PID controller is better in comparison to P and PI controller. The 4-phase asymmetric bridge converter is designed.

- The speed control of SRM is performed using MATLAB/SIMULINK software by varying the values of P, PI and PID controller.
- The hardware for the speed control of SRM is tested. The hardware for the speed control for open loop with the reference speed is 1500rpm but obtained speed is 1420rpm.
- The hardware for the speed control for open loop with the reference speed is 1500rpm but obtained speed is 1460rpm.
- The proposed speed control of SRM is tested for both no-load and full-load condition with reference speed is 1500rpm. The obtained speed at no-load is 1644rpm and at full-load is 1180rpm.

7.2 Future Scope

Following are the scope for further improvements of this project work.

5717

- The issues related to SRM can be solved to provide solutions with reasonable cost and performance since the cost of SRM is very high.
- Design of the motor with speed torque performance for applications with higher efficiency and less size.
- Controller design of SRM is more complex as compared to other motors due to the dependency of torque developed on the rotor angle.
- Elimination of mechanical position sensor that reduces size of motor and cost so the reliability of system can be improved.

REFERENCES

Sl no. References

[1] Husain I, "Minimization of torque ripple in SRM drives", *IEEE Transaction Industrial Electronics*,

vol. 49, pp. 25666 29855, 28–29, March 2021.

[2] Beno, M.M, and Marimuthu, N. Singh, "Improving power factor in switched reluctance motor drive

system by optimising the switching angles", *IEEE Region 10 Conference*, Hyderabad, India, vol. 2,

pp.556 589, 19-21 November 2020.

[3] Muthulakshmi S and Dhanasekaran R, "Performance evaluation in speed control of classic converter

fed Switched Reluctance Motor using PI controller", *IEEE Journal of Engineering and Applied Sciences*, Japan, vol. 4, issue no. 7, pp.234 583, April 2019.

- [4] K Smriti Rao, Ravi Mishra, "Comparative study of P, PI and PID controller for speed control of VSI-fed induction motor", *IEEE Transactions on Industry Application*, vol. 2, issue 2, pp. 3422-3433, July 2019
- [5] Bostanci, E. Moallem, M. Parsapour, and A. Fahimi, "Opportunities and challenges of switched reluctance motor drives for electric propulsion: A comparative study", *IEEE Transactions on Transportation Electrification*, vol. 12, pp.59533, July 2019.
- [6] Gan, C. Wu, J. Sun, Q. Kong, W. Li, and H. Hu, "A review on machine topologies and control techniques for low-noise switched reluctance motors in electric vehicle applications", *IEEE Access*, vol. 26, 31430–31443, January 2018.
- [7] C. J. Bateman, B. C. Mecrow, A. C. Clothier and P. P. Acarnley, "A high-speed switched reluctance motor", *IEEE Transactions on Industry Application*, vol. 46, no. 6, pp. 2329 2337, Nov 2018.
- [8] C. Hudson, N. S. Lobo, and R. Krishnan, "Sensorless control of single switch based switched reluctance motor drive using neural network", *30th Annual Conference of IEEE*, vol. 54, pp. 2349-2354, Vol. 3, November 2013.
- [9] J. Kim and R. Kim, "Sensorless Direct Torque Control Using the Inductance Inflection Point for a Switched Reluctance Motor", *IEEE Transactions on Industrial Electronics*, vol. 65, no. 12, pp. 9336-9345, Dec. 2010.
- [10] Thakare, Shubham Rajendra, and S. V. Patil, "Speed Control Strategy of Switched Reluctance Motor Drive Using Asymmetric Bridge Converter Topology", 4th International Conference on Recent Trends on Electronics, Information, Communication & Technology (RTEICT), vol. 18, pp. 313-317, India, 2009.
- [11] Qiao, Dong-kai and Mei-qing Cai, "The Design of BP Neural Network Modeling for Switched Reluctance Motor", *2nd International Conference on Electrical and Electronic Engineering (EEE 2009).* Atlantis Press, vol. 3, pp.23687, 2009.
- [12] Valencia, Diego F, Silvio Rotilli Filho, Alan Dorneles Callegaro, Matthias Preindl, and Ali Emadi, "Virtual-Flux Finite Control Set Model Predictive Control of Switched Reluctance Motor Drives", 45th Annual Conference of the IEEE Industrial Electronics Society, vol. 1, pp. 1465-1470, July 2007.
- [13] L.E. Unnewehr, and H.W. Koch, "An Axial Air-Gap Reluctance motor for Variable Speed Application", *IEEE Transactions on Power Apparatus and Systems*, vol. 93, pp. 367-376, January 2006.
- [14] K. Ha, C. Lee, J. Kim, R. Krishnan and S. G. Oh, "Design and Development of Low-Cost and High-Efficiency Variable-Speed Drive System with Switched Reluctance Motor", *IEEE Transactions on Industry Applications*, vol. 43, no. 3, pp. 703-713, May-June 2007.

- [15] Kwang-Il Jeong, Jong-Heon Lee and J. W. Ahn, "Comparative analysis of SRMs for automotive cooling fan application", *IEEE Vehicle Power and Propulsion Conference*, pp. 598-602, Seoul, 2012.
- [16] Y Hasegawa, K. Nakamura and O. Ichinokura, "Development of a switched reluctance motor made of permendur", *2nd International Symposium on Advanced Magnetic Materials and Applications*, Journal of Physics, vol. 35622-523, pp. 2301, September 2011.
- [17] C. Yoopakdee and N. H. Fuengwarodsakul, "Variable speed switched reluctance drive for low cost applications," 2009 6th International Conference on Electrical Engineering/Electronics, Computer, Telecommunications and Information Technology, Pattaya, Chonburi, pp. 262-265, 2009.
- [18] T. Wichert, "Design and construction modifications of switched reluctance machines", *4th International Symposium on Advanced Magnetic Materials and Applications*, vol.1256, pp.034, October 2008.
- [19] K. Ha, C. Lee, J. Kim, R. Krishnan and S. G. Oh, "Design and Development of Low-Cost and High-Efficiency Variable-Speed Drive System With Switched Reluctance Motor", *IEEE Transactions on Industry Applications*, vol. 43, no. 3, pp. 703-713, May-June 2007.
- [20] Panda, S. K, and Dash, P. K, "Application of nonlinear control to switched reluctance motors: A feedback linearisation approach", *IEEE Proceedings-Electric Power Applications*, vol. 143-5, pp. 371–379, September 2006
- [21] P. Bazzaz, E. Afjei, H. A. Toliyat, "A New Drive Circuit for Switched Reluctance Motor", *IEEE International Electric Machines and Drives Conference*, pp. 71-73, May 15-18, 2005.
- [22] Xiaohong Pang and Hong Wang, "Research and development on self-tuning temperature fuzzy controller", *Journal of Xinjiang University*, Vol 20, No. 3, pp. 290-292, March 2003
- [23] Ramya A, Dhivya G, Bharathi PD, Dhyaneshwaran R, and Ramakrishnan P, "Comparative study of speed control of 8/6 switched reluctance motor using pi and fuzzy logic controller", *International Journal of Recent Technology and Engineering (IJRTE)*, vol. 18, issue no. 2, pp. 23173-25317, 2004.
- [24] Sridharan, S, Sudha and S V Pak, "Real time implementation of PID Controller for Switched Reluctance Motor", Innovations in information Embedded and communication Systems, vol. 13, pp. 65373-75537, Nagaland, 2004.
- [25] Yonghua Tao, Yixin Yin and Lusheng Ge, "New PID control and its application", China machine press, vol. 18, pp. 313-317, Beijing, 1999.
- [26] R. Krishnan and P.N. Materu, "Design of a Single-Switch-Per-Phase Converter for Switched Reluctance Motor Drives", *IEEE Transaction on Industrial Electronics*, Vol. 37, No. 6, pp. 469-476, December 1990.
- [27] Y. Liu and P. Pillay, "A startup control algorithm for the split-link converter for a switched reluctance motor drive", *IEEE Transactions on Industrial Electronics*, vol.46, no.3, pp.665-667, June 1999.
- [28] Bolognani S and Zigliotto M, "Fuzzy logic control of a switched reluctance motor drive", *IEEE Transactions on Industry Applications*, vol. 32, 5, pp. 1063–1068, September/October 1996
- [29] Buja, G. S., Menis, R., and Valla, M. I., "Variable structure control of an SRM drive." *IEEE Transactions on Industrial Electronics*, 40, 1, pp. 56–63, February 1993
- [30] Bose, B. K, "Power electronics and motion control-technology status and recent trends." *IEEE Transactions on Industry Applications*, 29, 5, pp. 902–909, September/October 1993
- [31] T.J. Miller. "Brushless Reluctance Motor Drives", *IEE Power Engineering Journal*, Vol. 1, issue no.32, pp. 325-331, November 1987.





Speed Control of Switched Reluctance Motor

Kavana E¹, Rudranna Nandihalli²

¹ Student, Dept. of EEE, RV College of Engineering, Karnataka, India, ² Dept. of EEE, RV College of Engineering, Karnataka, India

Abstract – Recently Switched Reluctance Motors are suitable for replacing the other conventional motors like DC motor, Induction motor mainly because of low cost, improved efficiency of motor, and variable speeds. This paper uses MATLAB/SIMULINK to demonstrate the simulation of SRM speed control. MATLAB/SIMULINK is used to simulate the speed control of a 6/4 SRM. The 6 stator slots and 4 rotor poles are driven by an asymmetric bridge converter. Hardware implementation of SRM is performed for both open loop and closed loop condition.

Key Words: Asymmetric bridge converter, Snitched Reluctance Motor, PID controller.

1. INTRODUCTION

Switched Reluctance Motor (SRM) is being used from the year 1938. Limited utilization of SRM is mainly due to the absence of power electronic components in the earlier days. Development of power electronic components used to boost all the motor drives [1-2]. SRM is also known as variable reluctance motor. SRM is rarged, simple to construct, economical and exhibits fault tolerant capability as compared to induction motor and synchronous motor. High peak torque to inertia ratio is exhibited by SRM. The mechanical structure of the rotor is suitable for high-speed applications, electric vehicles and in various industries [3]. Due to the non-linear behavior of SRM, it is not that easy to control. SRM is highly suitable for application that involves very high-speed operation mainly due to its robust nature. The construction of SRM is as shown in Fig.1 [1,4].



The salient poles with concentrated windings are present on rotor and stator poles. The feature that stands SRM apart from other motors is the absence of winding on rotor [5-7]. The block diagram of speed control of SRM is as shown in the Fig.2. The number of stator slots and number of rotor slots differs based on the applications. Normally used SRMs having number of stator slots and number of rotor poles are 6/4 or 8/6 or 10/8 or 12/10 respectively. The number of stator and rotor slots is not recommended to be same. Here, 6 stator slots and 4 rotor slots are used for simulation i.e, 6/4 SRM. An asymmetric bridge with 3 phase bridge rectifier is used to keep the output voltage regulated [8-10].

JETIR2206A35 Journal of Emerging Technologies and Innovative Research (JETIR) www.jetir.org k266



Fig.2. Block Diagram of Speed Control of SRM

2. PROPOSED CONFIGURATION

The asymmetric bridge converter is used to provide fast excitation current. So, high switching voltage is therefore necessary. Fig.3 shows the circuit diagram of asymmetric bridge converter for 3-phase drive of SRM [4]. Strategy of unipolar switching is incorporated in the converter. For each phase or leg of the converter, there are two power switches and two diodes. The upper switch is used to switch control of PWM in each phase or leg, and the bottom switches are used to charge commutation. So, every phase is controlled independently. Magnetization, freewheeling, and demagnetization modes of operation are the various operating conditions. The inner current control loop of the drive system uses the unipolar switching method to reduce current ripple and improve frequency response. Table 1 represents the parameters considered for simulation of speed control of SRM [1].



Fig.3. Asymmetric bridge converter

www.jetir.org (ISSN-2349-5162)

Table 1: Parameters considered for simulation of speed control of SRM

| Motor parameters | Values |
|----------------------------|----------|
| Rated Power | 60kW |
| Number of phases | 3 |
| Number of stator poles | 6 |
| Number of rotor poles | 4 |
| Aligned phase inductance | 23.6mH |
| Unaligned phase inductance | 0.67mH |
| Inertia | 0.05kg.m |
| Stator resistance | 0.05Ω |
| DC Voltage supply | 240 V |
| Inductor | ImH |

4. SIMULATION RESULTS

The simulation of speed control of SRM is performed using MATLAB/SIMULINK software. The supply voltage that is applied to the circuit is 240VDC. The turn-on angle and turn-off angle supplied to the converter is 45° and 75° respectively. The specifications for speed control of SRM are as shown in the Table 1. The reference speed is considered as 1500rpm. The converter used for simulation is an asymmetric bridge converter. Position sensor is mainly used to gather all the physical data from the motor and converts them into electrical input signals to the system. They measure the distance of object or body from a particular position from the reference point.

Speed control using P controller:

Proportional controller is a type of control system that operates in the direction of a line or linear and acts as a correction element between the measured value and the reference value. An error is generated by the comparison of actual and the reference value [5]. The error input supplied to the circuit is $u = K_p * e(t)$

For the steady state error to be improved, a large gain is necessary. A proportional controller is therefore employed. The value of K_p is used by tuning method. The value of K_p used in the simulation circuit is 50.

JETIR2206A35 Journal of Emerging Technologies and Innovative Research (JETIR) www.jetir.org k267

Simulation of speed control of SRM for P controller is as depicted in Fig 4.





Fig.4 Speed Control of SRM using P Controller

Speed control using PI controller:

Proportional integral controllers are also known as proportional in conjunction with integral control. Proportional integral is used to reduce error between the measured value and the reference value by varying the value of input supplied to the circuit. PI controller is a combination of both proportional control and the integral control. Speed control of SRM using PI controller is simple, implementation is easier, low cost, less error in the steady state condition and highly robust [5].

The error input supplied to the circuit is

 $\mathbf{u} = K_p * e(t) + K_i * \int e(t) dt$

The tuning procedure is used to determine Kp and Ki values. The simulation circuit uses Kp and Ki values of 50 and 0.1, respectively. Fig. 5 depicts the Fig.5 Speed Control of SRM using PI Controller

Speed control using PID controller:

Proportional Integral Differential Controller is a closed loop system that is commonly used in most of the industrial and other applications. The error that is generated is reduced in spite of increase in gain [5]. The error input supplied to the circuit is

$$\mathbf{u} = K_p * e(t) + K_i * \int e(t) dt + K_d * \frac{de(t)}{dt}$$

The tuning procedure is used to determine the values of K_P, K_i, and K_A. The simulated circuit uses K_P, K_i, and K_d values of 20, 0.1, and 0.05, respectively. Fig. 6 depicts the simulation of SRM speed control for PID controller. The tuning method is often used to get the values of Kp, Ki, and Kd. Kp, Ki, and Kd values are

Proportional controller, K_P = 50

Proportional Integral controller, K_P = 50, K_i = 0.1 Proportional Integral Differential controller, K_P = 20, K_i = 0.1, K_d = 0.05

JETIR2206A35 Journal of Emerging Technologies and Innovative Research (JETIR) www.jetir.org k268

www.jetir.org (ISSN-2349-5162)



Fig.6 Speed Control of SRM using PID Controller

The simulation results for the simulation of speed control of SRM for P controller is as shown in Fig 7 and the waveform is same for PI and PID controller.



Fig.7 A plot of Speed using P controller with Kr = 50 and reference speed = 1500rpm

Simulation results for speed control of SRM using PID controller is as shown in Table 2.

www.jetir.org (ISSN-2349-5162)

Table2 Simulation results for speed control of SRM using PID controller

| | | Reference speed in rym | Actual speed in ripm |
|----------------|---|---------------------------|-------------------------|
| | Spec 50 | 1500 | 1500 |
| P controller | Sec. 40 | 1500 | 1500 |
| | <u>ie</u> = 31 | 1500 | 1500 |
| | Sp = 50, Ki = 0.00 | 1500 | 1500 |
| Picentadier | <u>fe</u> = 40, 10 = 1.01 | 1500 | 1500 |
| | <u>8e</u> =31, 16=1.2 | 1500 | 1500 |
| | $\frac{6}{20} - 21, 10 - 0.1, \frac{64}{21} - 0.05$ | 1500 | 1500 |
| PID controller | Sp = 30, Ki = 0.01, <u>64</u> = 0.5 | 1500 | (50) |
| | Sp = 40, 10 = 0.2, <u>10</u> = 0.04 | 1500 | 1500 |

The hardware for speed control of SRM is performed for 8/6 SRM with 8 stator poles and 6 rotor poles for 1 kW motor. The hardware is implemented for both open loop and closed loop condition. For open loop condition the reference speed is maintained at 1500 rpm and the measured value is 1428rpm at 200VAC. Under closed loop condition, here also the reference speed is maintained at 1500rpm and the measured speed is 1460rpm for 210VAC. Since it is under closed loop condition the PID controller provides 1460rpm as the output speed under both no-load and full load conditions. Hardware results for speed control of SRM is as shown in Table 3.

| ľa | ble | 3. | Hardwar | e results | for a | mood | control | of | SRM |
|----|--------|-----|-------------------|------------------------|-------|-----------------|-------------------|----|------|
| | 100.00 | 100 | A DAME OF TAXABLE | an all an Close shares | | a processory of | Procession of the | | 1000 |

| AC voltage | Reference speed | Similation | Measured | Measure speed |
|------------|-----------------|----------------|--------------|---------------|
| (9) | (ge) | real) of speel | speed (span) | (pp) |
| | | ianyo | Openioop | Cleard loop |
| 31. | 1900 | 1300 | 1961 | 1417 |
| 50 | 1900 | 1500 | 2968 | 143 |
| 79 | 1300 | 1500 | 40.5 | 1445 |
| 20 | 1200 | 1500 | 794 | 1442 |
| 10 | 1300 | 1500 | 811.5 | 142 |
| DI | 1900 | 1500 | 1217.6 | 184 |
| 131 | 1500 | 1500 | 1428 | 1460 |

5. CONCLUSION

MATLAB/SIMULINK is used to simulate the speed control SRM. An asymmetric bridge converter powers the 4 rotor poles and 6 stator slots. So, the construction is simple and speed control is easy. Based on the PID values the output speed that is obtained is same as the reference speed. Hardware implementation of SRM is performed for both open loop and closed loop condition and the measured

JETIR2206A35 Journal of Emerging Technologies and Innovative Research (JETIR) www.jetir.org k269

speed is almost same as the reference speed. The future scope of the project is

- The issues related to SRM can be solved to provide solutions with reasonable cost and performance since the cost of SRM is very high.
- Design of the motor with speed torque performance for applications with higher efficiency and less size.
- Controller design of SRM is more complex as compared to other motors due to the dependency of torque developed on the rotor angle.
- Elimination of mechanical position sensor that reduces size of motor and cost so the reliability of system can be improved.

REFERENCES

- Husain I, "Minimization of torque inpile in SRM drives", IEEE Transaction Industrial Electronics, vol. 49, pp. 25666 29855, 28–29, March 2021.
- [2] Beno, M.M., and Marimathu, N. Singh, "Improving power factor in switched relactance motor drive system by optimising the switching angles", *IEEE Region 10 Conference*, Hyderabad, India, vol. 2, pp.556 589, 19– 21 November 2020.
- [3] Muthulakshmi S, and Dhanasekatan R. "Performance evaluation in speed control of classic converter fed Switched Reluctance Motor using Pl controller", *IEEE Journal of Engineering and Applied Sciences*, Japan, vol. 4, pp.234 583, April 2019.
- [4] K Smeiti Rao, Ravi Mishna, "Comparative study of P. Pl and PID controller for speed control of VSI-fed induction motor", *IEEE Transactions on Industry* Application, vol. 2, issue 2, July 2019.
- [5] Bostanci, E. Moallen, M. Parsupote, and A. Fahimi, "Opportunities and challenges of switched reluctance motor drives for electric propulsion: A comparative study", *IEEE Transactions on Transportation Electrification*, vol. 12, pp.59533, July 2019.
- [6] Gan, C. Wu, J. Sun, Q. Kong, W. Li, and H. Hu, "A review on machine topologies and control techniques for low-neise switched relactance motors in electric vehicle applications", *IEEE Accum.*, vol. 26, 31430-31443, January 2018.
- [7] C. J. Bateman, B. C. Meerow, A. C. Clothier, and P. P. Acaraley, "A high-speed switched reluctance motor", *IEEE Transactions on Industry Application*, vol. 46, no. 6, pp. 2329 2337, Nov 2018.
- [8] C. Hadson, N. S. Lobo, and R. Krishnan, "Sensorless control of single switch based switched reluctance motor drive using neural network", *Mth Annual Conference of IEEE*, vol. 54, pp. 2349–2354, Vol. 3, November 2013.
- [9] J. Kim and R. Kim, "Sensorless Direct Torque Control Using the Inductance Inflection Point for a Switched

www.jetir.org (ISSN-2349-5162)

Reluctance Motor^a, IEEE Transactions on Industrial Electronics, vol. 65, no. 12, pp. 9336-9345, Dec. 2010.

- [10] Thakare, Shubham Rajendra, and S. V. Patil, "Speed Control Strategy of Switched Relactance Motor Drive Using Asymmetric Bridge Converter Topology", 4th International Conference on Recent Trends on Electronics, Information, Communication & Technology (RTEICT), vol. 18, pp. 313-317., 2009.
- [11] Qiao, Dong-kai, and Mei-qing Cai, "The Design of BP Neural Network Modeling for Switched Reluctance Motor", 2nd International Conference on Electrical and Electronic Engineering (EEE 2009). Atlantis Press, vol. 3, pp.23687, 2009.
- [12] Valencia, Diego F, Silvio Rotilli Filho, Alan Dorneles Callegaro, Matthias Preindl, and Ali Emadi, "Virtual-Flux Finite Control Set Model Predictive Control of Switched Reluctance Motor Drives", 45th Annual Conference of the IEEE Industrial Electronics Society, vol. 1, pp. 1465-1470, 2007.
- [13] L.E. Unnewehr, and H.W. Koch, "An Axial Air-Gap Rehactance motor for Variable Speed Application", *IEEE Transactions on Power Apparatus and Systems*, vol. 93, pp. 367-376, January, 2006.
- [14] Ramya A, Dhivya G. Bharathi PD, Dhyaneshwaran R, and Ramakrishnan P, "Comparative study of speed control of 8/6 switched reluctance motor using pi and fuzzy logic controller", *International Journal of Recent Technology and Engineering (URTE)*, vol. 18, pp. 23173-25317, 2004.
- [15] Sridharan, S. Staffas, and S. V. Pak, "Real time implementation of PID Controller for Switched Reluctance Motor", Internations in information Embedded and communication Systems, vol. 13, pp. 65373–35537, Nagaland, 2004.

JETIR2208A35 Journal of Emerging Technologies and Innovative Research (JETIR) www.jetir.org \$270

| vative Research ereed Journal idexed Journal | SSN : 2349-5162) | d or & 7.95 Impact Factor | 22-06-30 |
|--|---|--|--|
| nal of Emerging Technologies and Inno ernational Open Access Journal Peer-reviewed, Refi tir.org editor@jetir.org an International Scholarly In Certificate of ADublicati | The Board of rging Technologies and Innovative Research (I Is hereby awarding this certificate to Kavana E | In recognition of the publication of the paper entitle Speed Control of Switched Reluctance Mot IR (www.jetir.org) ISSN UGC Approved (Journal No: 63975) 8 | shed in Volume 9 Issue 6 , June-2022 Date of Publication: 20 EDITOR IN CHIEF escarch Paper Weblink http://www.jetir.org/view?paper=JETIR2206A35 as Journal Indusing in Al Major Database & Metadeta, Citation Beneretar |
| An In www.j | Journal of Em | Published In JE | Pub Patien P Eorron JETIR2206A35 An International Scholarly Open Ad |

| repo | ort_kavana | |
|--------|--|--------|
| ORIGIN | ALITY REPORT | |
| | 6% 10% 10% 5% ARITY INDEX INTERNET SOURCES PUBLICATIONS STUDENT F | PAPERS |
| PRIMAR | Y SOURCES | |
| 1 | www.ijeee.net Internet Source | 2% |
| 2 | www.irjet.net Internet Source | 2% |
| 3 | ieeexplore.ieee.org | 1% |
| 4 | K.M. Arun Prasad, A. Unnikrishnan, Usha Nair. "Fuzzy Sliding Mode Control of a Switched Reluctance Motor", Procedia Technology, 2016 Publication | 1% |
| 5 | Submitted to Victoria University Student Paper | 1% |
| 6 | en.wikipedia.org | 1% |
| 7 | Yuanfeng Lan, Yassine Benomar, Kritika Deepak, Ahmet Aksoz, Mohamed El Baghdadi, Emine Bostanci, Omar Hegazy. "Switched Reluctance Motors and Drive Systems for | <1% |

| | Electric Vehicle Powertrains: State of the Art Analysis and Future Trends", Energies, 2021 Publication | |
|----|--|-----|
| 8 | Ankit P. Khedkar, P. S. Swami. "Comparative study of asymmetric bridge and split AC supply converter for switched reluctance motor", 2017 International Conference on Computation of Power, Energy Information and Communication (ICCPEIC), 2017 Publication | <1% |
| 9 | Submitted to Higher Education Commission Pakistan Student Paper | <1% |
| 10 | Atif Iqbal, Shaikh Moinoddin, B. Prathap Reddy. "Electrical Machine Fundamentals with Numerical Simulation using MATLAB/SIMULINK", Wiley, 2021 Publication | <1% |
| 11 | V. Dordea, C. Chcrtes, V. Trifa. "One-phase versus two- phase-on driving comparison of 8/6 Switched Reluctance Motor using finite element method analysis", 2012 International Conference and Exposition on Electrical and Power Engineering, 2012 Publication | <1% |
| 12 | Submitted to VIT University | <1% |

| 13 | www.letdo-elec.com | <1% |
|----|---|-----|
| 14 | L. L. N. dos Reis, F. Sobreira, A. R. R. Coelho, O. M. Almeida, J. C. T. Campos, S. Daher. "Identification and adaptive speed control for switched reluctance motor using DSP", 2009 Brazilian Power Electronics Conference, 2009 Publication | <1% |
| 15 | Submitted to The University of Manchester Student Paper | <1% |
| 16 | Xiaogang Luo, Yuefeng Liao, H.A. Toliyat, A. El- Antably, T.A. Lipo. "Multiple coupled circuit modeling of induction machines", IEEE Transactions on Industry Applications, 1995 Publication | <1% |
| 17 | Submitted to University of Lancaster | <1% |
| 18 | journal.portalgaruda.org | <1% |
| 19 | Edo Agustianno, Farid Dwi Murdianto, Hendik Eko Hadi Suharyanto. "Design and Simulation of Single Phase Controlled Full Wave Rectifier and SIMO Buck Converter for Multi Output Power Supply", 2020 International Conference on Technology and Policy in Energy and Electric Power (ICT-PEP), 2020 Publication | <1% |

| 20 | M. Anand, V. Arunkumar, K. Krishnamurthy, B. Meenakshipriya. "Analysis and modeling of different types of converter in switched reluctance motor for reducing the torque ripple", 2015 International Conference on Innovations in Information, Embedded and Communication Systems (ICIIECS), 2015 Publication | <1% |
|----|--|-----|
| 21 | www.freepatentsonline.com | <1% |
| 22 | dro.dur.ac.uk Internet Source | <1% |
| 23 | A.M. EL-Refaie, T.M. Jahns. "Optimal Flux Weakening in Surface PM Machines Using Fractional-Slot Concentrated Windings", IEEE Transactions on Industry Applications, 2005 Publication | <1% |
| 24 | Gurmeet Singh, Bhim Singh. "Design and Implementation of Sliding Mode Control of Light Electric Vehicle Employing Switched Reluctance Motor", IECON 2019 - 45th Annual Conference of the IEEE Industrial Electronics Society, 2019 Publication | <1% |



LETTER OF REFERENCE

Bosch Global Software Technologies Private Limited (CIN: U72400KA1997PTC023164) 123, Industrial Layout, Hosur Road, Koramangala Bengaluru 560095 INDIA Tel +91.80.6657-5757 Fax +91.80.6657-1404 wwtoschestkentichringisch

Internship Completion Certificate

Date: 10.06.2022

This is to certify that Gangadhar Mahalingappa Akki (E.No. 34203987) from RVCE Bangalore, has carried out an internship on "Design,Development and Validation of a Flexible Sensor Interface Module for Engine Control Unit" from 27.09.2021 to 31.05.2022 under the guidance of Uma Maheswari R (MS/EEH31-PS).

We appreciate your valuable contribution and wish you success in your future endeavours. Bosch Global Software Technologies Private Limited.

> pki, BOSCH, pa, ROSCH, MAC APAC, R, A, RA, SauSheroy Ravi.Shenoy 21102710530

Shenoy Ravi, Manager Human Resources

Registered Office Basch Global Software Technologies Plyane Limited - (CDA-0724DOKA1997PTC023184) (Formerly known as Robert Bosch Engineering and Business Solutions PA. Udd) 123, industrial Layout, Hosur Flood, Koramangala, Bengaluru - 500096, India Managing Directors Mr. Dattart Salagame (E Rosch Oliolad Software Technologies Private Limited 2022) All rights reserved, also regarding any disposal, exploitation, reproduction, editing, distribution, as well as in the event of applications for industrial property lights.

ACKNOWLEDGEMENT

First of all, my sincere thanks to our internal guide, **Dr. S G Srivani**, Professor, Head of Department and Associate PG Dean, Department of Electrical and Electronics for providing me an insight into the development of project "**Design**, **Development and Validation of a Flexible Sensor Interface Module for Engine Control Unit**" and guiding me through each stage of the development.

I would specially like to thank my external guide **Ms. Uma Maheswari R**, for providing the nice ideas to work upon. Not only did they advise about my project but listening to their discussions in a meeting have evoked a good interest in Automotive Sensors. I am also highly indebted to thank **Mr. Vinay Subramanya**, who seemed to have solutions to all my problems.

I would like to thank **Dr. Rudranna Nandihalli**, Professor and Head of Department (Retired), Department of Electrical and Electronics Engineering, for the patient guidance, encouragement and timely support.

I would also like to thank **Dr. K N Subramanya**, Principal, R.V.C.E, Bengaluru, for his moral support towards completing this project work. I thank RSST, for the infrastructure and facilities provided that helped in the completion of the project successfully.

I also thank other members of the **faculty of Department** and also **non-teaching faculty** of Electrical & Electronics Engineering, friends and family for their continued support and encouragement to make this effort a successful one.

I would like to thank our parents and friends for their constant moral support.

Gangadhar Mahalingappa Akki Power Electronics Electrical and Electronics Engineering RV College of Engineering, Bengaluru-59

ABSTRACT

With the extent use of internal combustion engines for driving automobiles has resulted in violation of exhaust emission standards and rise of fuel economy, increase in non-safety of vehicle users. The electromechanical system helps system control to improve fuel economy and reduce pollutant emissions resulting in increased safety and comfort of passengers. The electromechanical system involves the use of sensors and is considered as a preferable choice for signal conditioning and integration. As sensors become more sophisticated according to market requirements, it results in need of more accurate, specific and reliable sensor interfacing circuit. The use of conventional sensor interfacing circuits like Universal Sensor Interface (USI), Intelligent Sensor Interface, Universal Micro Sensor Interface results in non-optimal solution, higher power consumption and occupies larger area. The use of a flexible sensor interfacing circuit can address the issues.

The proposed work includes the design and validation of flexible sensor interfacing circuit.. The flexible sensor interface block comprised of protective devices such as common mode and differential capacitors, ESD protection devices such as ESD capacitors and ESD diodes, pull-up and pull down resistors, attenuator circuit, a RC lowpass filter and L9966 IC. The signals from the sensor interface block were processed into VRSP and VRSN pins of L9966 IC. By the comparator action located inside L9966 IC, digital rectangular pulses were generated were fed into the microcontroller. Here, basically three types of sensors such as Hall effect sensor, Inductive sensor, Push-pull type sensor were tested for functionality. The analysis was carried out using a suitable simulation tool. The verification and validation of the designed circuit was performed using Monte Carlo and Sensitivity analysis. After verification, hardware design was implemented.

The average output voltage obtained during simulation analysis was 3.3 V. The performance validation was incorporated using Monte Carlo and Sensitivity Analysis tool. The three sigma data of Monte Carlo Histogram plot verified that circuit design was 99.7% accurate considering all boundary conditions and worst case conditions. The view of Sensitivity analysis gave an idea how to optimize the circuit as per the design requirements After validation, hardware analysis was implemented. The average output voltage during hardware analysis was 5 V. The results of simulation analysis and hardware analysis were proved to be compatible.

LIST OF PUBLICATIONS

| Publication Type | Publication Details | |
|-----------------------|--|--|
| | Gangadhar Mahalingappa Akki, Dr. S G Srivani, Uma Maheswari R, | |
| International Journal | "Design and Verification of a Flexible Sensor Interface Module for | |
| | Engine Control Unit", Journal of Emerging Technologies and | |
| 100 | Innovative Research (JETIR), pp. f1-f17 Vol No 9, Issue No 6, June | |
| 1.00 | 2022. | |
| 1 201 > | 200 | |
| 1.2 1 | 2.1 | |
| | | |
| 15 | | |



TABLE OF CONTENTS

| Acknowledgement | i |
|---|------|
| Abstract | ii |
| Table of Contents | iii |
| List of Figures | vii |
| List of Tables | viii |
| Glossary | ix |
| Chapter 1 | 100 |
| Introduction | 1 |
| 1.1 Overview | 2 |
| 1.2 Specific Details | 2 |
| 1.3 Literature Survey | 3 |
| 1.4 Motivation | 4 |
| 1.5 Problem Statement | 5 |
| 1.6 Obj <mark>ectives and Scope</mark> | 5 |
| 1.7 Organization of Report | 5 |
| Chapter 2 | - D |
| Electronic Control Unit for Automotives | 7 |
| 2.1 Automotive Sensors | 7 |
| 2.2 Variable Reluctance Sensor | 12 |
| 2.2.1 Hall Effect Sensor | 14 |
| 2.2.2 Inductive Sensor | 15 |
| 2.2.3 Derivation of Transfer Function for the System Output Voltage | 18 |
| 2.2.4 Push Pull type Sensor | 20 |
| 2.3 Monte Carlo Analysis | 21 |
| 2.3.1 Simulation steps for Monte Carlo Analysis | 22 |
| 2.4 Sensitivity Analysis | 25 |
| 2.4.1 Simulation steps for Sensitivity Analysis | 27 |

Chapter 3

| Methodology and Block Diagram | 30 |
|--|------------------|
| 3.1 Methodology | 30 |
| 3.1.1 Customer requirements and planning | 30 |
| 3.1.2 Design and selection of components | 31 |
| 3.1.3 Simulation and analysis | 31 |
| 3.1.4 Hardware Implementation and Testing | 31 |
| 3.2 Block diagram | 31 |
| 3.2.1 Electrostatic discharge protection | 33 |
| 3.2.2 Electrostatic discharge protection devices | 35 |
| 3.2.3 Transient Voltage Suppressors (TVS Diodes) | 35 |
| 3.2.4 TVS Diode Parameters | Se A |
| 3.3 Attenuator Circuit | 39 |
| 3.4 RC low pass Filter Circuit | 40 |
| 3.4.1 Frequency Response of a first order RC low pass filter | 42 |
| 3.5 Pull up and Pull down resistors | 44 |
| 3.6 Flexible Input Circuit | 45 |
| 3.7 Summary | 4 <mark>6</mark> |
| | ~/ |
| Chapter 4 | 1 |
| Specifications and Design Details | 48 |
| 4.1 Design of ESD capacitors | 48 |
| 4.1.1 Human body model | 48 |
| 4.2 Design of differential Noise Capacitor Filter | 50 |
| 4.3 Design of common mode capacitor of low pass filter | 50 |
| 4.4 Hysteresis level selection | 51 |
| 4.5 Specifications of Sensor Interface Circuit | 53 |
| 4.6 Summary | 55 |

Chapter 5

| Simulation and Hardware Implementation | 56 |
|--|----|
| 5.1 Hall Sensor interfacing | 56 |
| 5.1.1 Simulation Circuit | 56 |
| 5.1.2 Modelling of L9966 IC | 57 |
| 5.1.3 Voltage Controlled Switch | 59 |
| 5.1.4 Short transition Switch | 59 |
| 5.1.5 Voltage Controlled Current Source | 59 |
| 5.1.6 Current Mirror Circuit | 60 |
| 5.1.7 An input stage to convert current to voltage | 62 |
| 5.1.8 An output stage to convert voltage to current | 62 |
| 5.1.9 Signal processing in L9966 IC | 63 |
| 5.2 Inductive Sensor Interfacing | 64 |
| 5.3 Push Pull type Sensor Interfacing | 65 |
| 5.4 Hardware Implementation for Flexible Sensor Interface Module | 66 |
| 5.5 Sensor Block | 66 |
| 5.6 Sensor Interface Block | 67 |
| 5.7 Flex Input L9966 IC | 68 |
| 5.8 Summary | 73 |
| | 10 |
| Chapter 6 | 5/ |
| Results and Discussions | 74 |
| 6.1 Simulation | 74 |
| 6.2 Simulation results of Hall Sensor Interfacing | 74 |
| 6.3 Hall Sensor Interfacing | 74 |
| 6.3.1 Monte Carlo Result | 75 |
| 6.3.2 Sensitivity Analysis Result | 76 |
| 6.4 Inductive Sensor Interfacing | 82 |
| 6.4.1 Monte Carlo Result | 82 |
| 6.4.2 Sensitivity Analysis Result | 83 |
| 6.5 Push Pull type Sensor Interfacing | 89 |

89 6.5.1 Monte Carlo Result 6.5.2 Sensitivity Analysis Result 90 6.6 Hardware Implementation Results 96 6.7 Hall Effect Sensor Interfacing 96 6.8 Inductive Sensor Interfacing 97 99 6.9 Push Pull type Sensor Interfacing 6.10 Summary 101 13/73 Samis

102

102

103

104

Chapter 7

Conclusion and Future Scope

STI

- 7.1 Conclusion
- 7.2 Future Scope

REFERENCES **APPENDICES** APPENDIX A APPENDIX B ANNEXURE Plagiarism Report
LIST OF FIGURES

| Fig No. | Figure NamePa | ge No. |
|---------|---|--------|
| 2.1 | Major areas of systems application for automotive sensors | 9 |
| 2.2 | Powertrain systems, control functions and applications (Simplified diagram) | 10 |
| 2.3 | Chassis systems, control functions and applications (Simplified diagram) | 11 |
| 2.4 | Body systems, control functions and applications (Simplified diagram) | 12 |
| 2.5 | The Variable Reluctance Sensor | 13 |
| 2.6 | Typical Hall effect sensor circuit | 15 |
| 2.7 | Spiral Inductive Sensor model | 17 |
| 2.8 | Inductive Sensor model | 17 |
| 2.9 | Circuit to determine transfer function of the inductive coil model | 18 |
| 2.10 | Push Pull Sensor Circuit diagram | 20 |
| 2.11 | Monte Carlo analysis helps to predict the risk of defects in PCB | |
| 1200 | Manufacturing | 22 |
| 2.12 | Step 1 for Monte Carlo Simulation | 23 |
| 2.13 | Step 2 for Monte Carlo Simulation | 23 |
| 2.14 | Step 3 for Monte Carlo Simulation | 24 |
| 2.15 | Step 4 for Monte Carlo Simulation | 24 |
| 2.16 | Step 5 for Monte Carlo Simulation | 24 |
| 2.17 | Step 6 for Monte Carlo Simulation | 25 |
| 2.18 | Generating parameter set for generating values | 27 |
| 2.19 | Scatter plot view for model evaluation | 28 |
| 2.20 | Evaluated Results for the model | 28 |
| 3.1 | Methodology of the proposed system | 30 |
| 3.2 | Application of flexible sensor interfacing circuit to interface different | |
| | Sensors | 31 |
| 3.3 | Block diagram of sensor Actuator mechanism | 32 |
| 3.4 | How static electricity occurs | 34 |
| 3.5 | Unidirectional TVS Diode | 36 |
| 3.6 | Bidirectional TVS Diode | 36 |
| 3.7 | Normal system operation | 37 |

| 3.8 | System operation in the event of an ESD strike | 37 |
|------|--|----|
| 3.9 | Voltage ranges in which ESD protection diodes act as transient voltage | |
| | Suppressors | 38 |
| 3.10 | V-I characteristics of Bidirectional TVS and Unidirectional TVS | 38 |
| 3.11 | Attenuator Circuit types | 39 |
| 3.12 | Pi-pad attenuator | 40 |
| 3.13 | RC low pass Filter circuit | 41 |
| 3.14 | Frequency Response Curve of RC low pass Filter circuit | 42 |
| 3.15 | Application of a Pull up resistor | 44 |
| 3.16 | Application of a Pull down resistor | 44 |
| 3.17 | Flex Input L9966 Integrated Circuit | 45 |
| 4.1 | Generalized ESD Model | 48 |
| 4.2 | ESD protection provided to IC | 49 |
| 4.3 | Frequency vs Impedance graph of a capacitor | 50 |
| 4.4 | Frequency response curve of signals at VRSP and VRSN pins of L9966 IC | 50 |
| 5.1 | Circuit diagram for Hall Effect Sensor Interfacing | 56 |
| 5.2 | Modelling of Flex Input L9966 IC | 57 |
| 5.3 | Schematic of Flex Input L9966 IC | 58 |
| 5.4 | Voltage controlled switch with hysteresis | 59 |
| 5.5 | Voltage controlled current source | 59 |
| 5.6 | Current Mirror Circuit | 60 |
| 5.7 | Current Mirror Circuit a) sink b) source | 60 |
| 5.8 | Current to Voltage Converter | 61 |
| 5.9 | Voltage to Current Converter | 61 |
| 5.10 | BJT Current Mirror Circuit | 61 |
| 5.11 | MOSFET Current Mirror Circuit | 62 |
| 5.12 | Circuit diagram for Inductive Sensor Interfacing | 64 |
| 5.13 | Circuit diagram for Push Pull type Sensor Interfacing | 65 |
| 5.14 | Hardware Module of Flexible Sensor Interfacing | 66 |
| 5.15 | Hardware Module of Sensor Interface Block | 67 |
| 5.16 | Pin connection diagram of flex input L9966 IC | 68 |

| 5.17 | Hardware Module of flex input L9966 IC | 72 |
|------|--|----|
| 6.1 | Waveforms of Hall Sensor Interfacing circuit | 75 |
| 6.2 | Monte Carlo Histogram distribution for pulse width measurement | 75 |
| 6.3 | Sensitivity Analysis for Hall Sensor Interfacing | 76 |
| 6.4 | Generation of Values for Sensitivity Analysis | 77 |
| 6.5 | CSTvrsn vs VRS_OUT | 77 |
| 6.6 | CSTvrsp vs VRS_OUT | 77 |
| 6.7 | Cvrsn vs VRS_OUT | 77 |
| 6.8 | Cvrsp vs VRS_OUT | 77 |
| 6.9 | Cvrspn vs VRS_OUT | 78 |
| 6.10 | RIN1 vs VRS_OUT | 78 |
| 6.11 | Radj vs VRS_OUT | 78 |
| 6.12 | Rpd vs VRS_OUT | 78 |
| 6.13 | Rp <mark>u vs VR</mark> S_OUT | 79 |
| 6.14 | Rsrlo1 vs VRS_OUT | 79 |
| 6.15 | Rsrlo2 vs VRS_OUT | 79 |
| 6.16 | Rsrup1 vs VRS_OUT | 79 |
| 6.17 | Rsrup2 vs VRS_OUT | 80 |
| 6.18 | Components influence on Output Voltage | 81 |
| 6.19 | Statistical Data for Sensitivity Analysis | 81 |
| 6.20 | Waveforms of Inductive Sensor Interfacing | 82 |
| 6.21 | Monte Carlo Histogram distribution for pulse width measurement | 83 |
| 6.22 | Sensitivity Analysis for Inductive Sensor Interfacing | 83 |
| 6.23 | Generation of Values for Sensitivity Analysis | 84 |
| 6.24 | CSTvrsn vs VRS_OUT_1 | 84 |
| 6.25 | CSTvrsp vs VRS_OUT_1 | 84 |
| 6.26 | Cvrsn vs VRS_OUT_1 | 84 |
| 6.27 | Cvrsp vs VRS_OUT_1 | 84 |
| 6.28 | Cvrspn vs VRS_OUT_1 | 85 |
| 6.29 | RIN1 vs VRS_OUT_1 | 85 |
| 6.30 | Radj vs VRS OUT 1 | 85 |

| 6.31 | Rpd vs VRS_OUT_1 | 85 |
|------|--|----|
| 6.32 | Rpu vs VRS_OUT_1 | 86 |
| 6.33 | Rsrlo1 vs VRS_OUT_1 | 86 |
| 6.34 | Rsrlo2 vs VRS_OUT_1 | 86 |
| 6.35 | Rsrup1 vs VRS_OUT_1 | 86 |
| 6.36 | Rsrup2 vs VRS_OUT_1 | 88 |
| 6.37 | Components influence on Output Voltage | 89 |
| 6.38 | Statistical Data for Sensitivity Analysis | 89 |
| 6.39 | Waveforms of Push Pull type Sensor Interfacing | 89 |
| 5.40 | Monte Carlo Histogram distribution for pulse width measurement | 90 |
| 6.41 | Sensitivity Analysis for Push Pull type Sensor Interfacing | 90 |
| 6.42 | Generation of Values for Sensitivity Analysis | 91 |
| 6.43 | CSTvrsn vs VRS_OUT_2 | 91 |
| 6.44 | CSTvrsp vs VRS_OUT_2 | 91 |
| 6.45 | Cvrsn vs VRS_OUT_2 | 91 |
| 6.46 | Cvrsp vs VRS_OUT_2 | 91 |
| 6.47 | Cvrspn vs VRS_OUT_2 | 92 |
| 6.48 | RIN1 vs VRS_OUT_2 | 92 |
| 6.49 | Radj vs VRS_OUT_2 | 92 |
| 6.50 | Rpd vs VRS_OUT_2 | 92 |
| 6.51 | Rpu vs VRS_OUT_2 | 93 |
| 6.52 | Rsrlo1 vs VRS_OUT_2 | 93 |
| 6.53 | Rsrlo2 vs VRS_OUT_2 | 93 |
| 6.54 | Rsrup1 vs VRS_OUT_2 | 93 |
| 6.55 | Rsrup2 vs VRS_OUT_2 | 94 |
| 6.56 | Components influence on Output Voltage | 95 |
| 6.57 | Statistical Data for Sensitivity Analysis | 95 |
| 6.58 | Hardware Implementation and Testing | 96 |
| 6.59 | Results for Hall Sensor Interfacing | 97 |
| 6.60 | Results for Inductive Sensor Interfacing | 98 |
| 6.61 | Astable multivibrator as Push Pull sensor | 99 |

- 6.62 Voltage across the capacitor and output voltage generated by 555 timer 100
- 6.63Results for Push Pull type Sensor Interfacing100



LIST OF TABLES

| Table No. | Table Name | Page No. |
|-----------|---|----------|
| 2.1 | Driving factors leading to increased use of sensors | 10 |
| 4.1 | Specifications of Variable Reluctance Sensor | 51 |
| 4.2 | Hysteresis selection corresponding to Peak Voltage Range | 52 |
| 4.3 | Sensor Interface Circuit Parameters | 53 |
| 5.1 | Ratings of components used in Sensor Interface Block | 67 |
| 5.2 | Details of Pin Description | 69 |
| 6.1 | Parameters of 555 timer modelled as Push Pull type sensor | 99 |

STI

GLOSSARY

| ESD | : |
|---------|----|
| EMI | : |
| EMC | : |
| PSI5 | : |
| USI | 1 |
| UMSI | : |
| VRSP | 12 |
| VRSN | 1 |
| VRS_OUT | - |
| TVS | : |

57

Electrostatic Discharge Protection Electromagnetic Interference Electromagnetic Compatibility Peripheral Sensor Interface 5 Universal Sensor Interface Universal Macro Sensor interface Variable Reluctance Sensor Positive Variable Reluctance Sensor Negative Variable Reluctance Sensor Output

CHAPTER 1

INTRODUCTION

The growing demand for new technological solutions in automobiles has led to the replacement of mechanical system with electromechanical solutions. Over the last two decades the electronic content in automobiles and lorries has significantly increased. In contemporary cars it has reached a value of about 15–20% and it is expected to further increase to 35–40% due to legislation and environmental requirements [1]-[5]. The electromechanical system helps system controls to improve fuel economy and reduce pollutant emissions and improving the comfort and safety of vehicle users. With the recent advancement in microelectronics, many sensors are being used in wide variety of applications, particularly in automotive industries and are considered as a preferable choice for signal conditioning accuracy and integration which is increasingly used in vehicles due to their ease of application [6]-[10]. One key element in automotive electronics field is sensor and thus sensor interface circuits beside the actuators. In a contemporary car, between 70 and 150 sensors are accommodated measuring pressure, temperature, position, air flow, acceleration, yaw rates, tilt angles, humidity and speed and few other applications. Thus, sensors have become an important element in the overall automotive electronic system [11]-[15].

The sensor functioning becomes sophisticated as market trends and customer requirements increase, this leads to the requirement of more accurate and reliable sensing element [16]-[20]. Due to the central importance of such sensor systems, the development of integrated automotive sensor interface and conditioning circuits require a dedicated development, qualification and test flow to meet the very demanding requirements of automotive quality and to avoid costly call-back actions [21]-[29]. The new flexible sensor interfacing circuit can help in improving the accuracy and can be considered as the suitable choice for sensor interfacing [30]-[35].

The flexible sensor interfacing circuit is an automotive grade IC designed to be used as parameter sensing interface equipment. L9966 IC is one such type of dedicated integrated chip. The dedicated chip comprises of 15 channels available for analog sensing, resistance measurement and digital sensing (e.g. temperature, lambda, pressure, position sensors). The L9966 allows replacing the number of discrete components and it gives the possibility to change the sensors across different applications without modifying the PCB hardware.

The flexible sensor interfacing circuit is a part of an electronic control unit of an automotive

and acts as a functional block that receives the electrical signals from sensor output and processes it and compares the received signal with the reference signal. By the comparator action, rectangular pulses are generated. The generated digital pulses are fed into a microcontroller. The microcontroller drives the actuator and an alarm signal is generated. The generated alarm signal controls the engine control unit. The Monte Carlo Analysis and Sensitivity Analysis tools are implemented for circuit verification and validation.

1.1 Overview

The design of a flexible sensor interface module for is presented for providing an interface for automotive sensors [2]. A sensor interface basically receives inputs from different parts of the vehicle, depending on its function. The flexible sensor interface block comprises of protective devices such as common mode and differential capacitors for EMI/EMC protection, ESD protection devices such as ESD capacitors and ESD diodes, pull-up and pull down resistors, attenuator circuit, a RC lowpass filter and L9966 IC. A RC lowpass filter damps out undesired signals before giving it as a input to a L9966 IC. The signals from the sensor interface block is processed into VRSP and VRSN pins of L9966 IC. The difference between the VRSP and VRSN signals is known as the control signal. An internal comparator located inside an IC, compares the control signal to the reference signal and thus by the comparator action, digital rectangular pulses are generated. The generated pulses are fed into the microcontroller. Here, basically three types of sensors such as Hall effect sensor, Inductive sensor, Push-pull type sensor are interfaced to an electronic control unit. The analysis is carried out using a suitable simulation tool. The verification and validation of the designed circuit is performed using Monte Carlo and Sensitivity analysis [15]-[17]. After verification, hardware design is implemented.

1.2 Specific Details

The Flex input IC has a programmable interface for accommodating 15 inputs, 12 inputs are meant for analog signal conditioning and 3 inputs for digital signal conditioning. The circuit also contains 1 analog output channel and 4 digital output channels. Capacitors CSTvrsp and CSTvrsn of 4.7nF provide low impedance path for incoming transient ESD pulses and there by preventing the IC pins from damage. Capacitor Cvrspn of 1nF provides a low impedance path to shunt high frequency differential noise, there by providing EMC/EMI protection connected between Rpu and Rpd. Resistances RIN1,RIN2,RIN3,RIN4,Rsrup1,Rsrup2,Rsrlo1,Rsrlo2,Radj form the attenuator circuit. Capacitors Cvrsp and Cvrsn of 470pF act as common mode filters protect the VRSP and VRSN pins from EMI/EMC problem [10]-[11].

M.Tech, 4thsem (Power Electronics), EEE Dept., RVCE, Bengaluru.

1.3 Literature Survey

The sensor interface is basically a circuit that performs signal conditioning and makes a logical decision and generates the output so that the process is controlled in a desired manner. The design environment for developing a digital interface for a given automotive sensor was presented. The concept of analog signal interfacing is not discussed [1].

The single chip solution of Universal Sensor Interface (USI) offered an advantage to be compatible with a wide set of sensors, not allowed designers to achieve optimal solution for a given sensor. The use of an USI resulted in higher power consumption and area occupation, and it offered lower performances as compared to a chip dedicated to a particular type of sensor [2]-[4].

The need to design high-performance dedicated sensor interfaces, without designing a chip from scratch in order to meet time-to-market requirements resulted in a need to develop new platform based design methodologies [5]-[8].

Single Edge Nibble Transmission (SENT) was a promising low-cost solution for communication between off-ECU sensors and a microcontroller. The sensor interface was meant for automotive applications such as vacuum measurement, clogged filter detection, industrial applications such as process monitoring, fluid pressure Consumer/Home. The task analysed the advantages of digital sensors with a special focus on position sensors. The possible integration of SENT in other application fields (such as pressure sensors) was not discussed [9]-[11]

ISIF (Intelligent Sensor Interface) platform developed by Sensor Dynamics AG was introduced. Such platform was designed to offer a wide range of software, digital, analog IPs, for fast prototyping ad hoc solutions for a particular class of sensors, in a way that from ISIF only the most suitable modules have to be picked to realize an optimum specific-sensor interface. Further more power consumption, area occupation and time-to-market were the major drawbacks identified [12]-[14]

The Universal Micro Sensor Interface (UMSI) served as a single-chip interface solution to support many low-power microsystem applications utilizing capacitance, resistance, voltage and digital output sensors. It comprises of user programmable modes and implements many useful functions. More power consumption and the non-flexibility of the UMSI were the issues identified in the work [15]-[19].

Some interesting sensor interfacing circuits were developed including an interface for capacitive and resistive readout, a mixed voltage sensor interface with self test and a mixed signal data acquisition system that combines a microcontroller and analogue readout. The use of such interfacing circuits resulted in high cost and non linearity [20]-[22].

Magnetic sensors of position, distance, and speed were reliable, precise, rugged, and durable. They were inexpensive and are suitable for defence and automotive applications. A position sensor based on the mutual inductance between two air coils is reported. The position error is 1% for 240 mm distance. This shows that the accuracy of inductive sensor was low for smaller distances [23]-[24].

The PSI5 interface was used to connect multiple sensors to electronic control units (ECUs) and was used as the primary sensor communications bus for airbags and related restraint systems. PSI5 (Peripheral Sensor Interface 5) was a digital bus interface to connect control units and sensors. The introduction of PSI5 paid the way for digital interfacing of pressure sensor. The concept of analog sensor interfacing was not dealt in the work [25]-[26].

The smart pressure sensor showed the improved reliability and greater accuracy due to its built-in temperature compensation, filtering and self-calibration capabilities. The economy of pressure sensor was high [27]-[30]. The work includes the use of a Hall Effect Sensor to control the flow of the engine cooling fluid. The use of hall effect sensor requires auxiliary supply for its operation [31]-[36].

1.4 Motivation

In the present automotive sector, as sensors become more sophisticated according to market requirements, it results in need of more accurate, specific and flexible sensor interfacing circuit [16-17]. The use of a flexinput L9966 IC, a automotive grade IC as a sensor interface block can overcome such complexity. The use of L9966 IC incorporates an advantage to be compatible with wide variety of sensors and allows designers to achieve optimal solution resulting low power consumption. Up to 15 channels are available for analog sensing, resistance measurement and digital sensing (e.g. temperature, lambda, pressure, position sensors). The L9966 allows to replace the number of discrete components and it gives the possibility to change the sensors across different applications without modifying the PCB hardware. The use of a flexinput results in increased flexibility and reduction in overall cost of the system.

1.5 Problem Statement

To design, simulate and validate the performance of a flexible sensor interface module, that can interface different sensors to an electronic control unit without modifying the PCB hardware.

1.6 Objectives and Scope

The main objectives of the proposed work include:

- To design and implement the flexible sensor interfacing circuit.
- To simulate and validate the performance of a developed circuit using Monte Carlo Worst Case Analysis and Sensitivity Analysis technique by interfacing with different sensors.
- To develop the Hardware module of flexible sensor interfacing circuit.
- To test and analyse the performance of a developed Hardware module with different sensors.

1.7 Organization of Report

The project report consists of total seven chapters. An introduction to each phase in developing the work is listed as follows.

Chapter-1 consists of a literature survey that was carried out to understand the need of a flexible sensor interface module design. It includes the problem definition, objectives of the project, motivation behind carrying out this project.

Chapter- 2 presents the information about automotive sensors. The construction and working of hall effect sensor, inductive sensor, Push Pull type sensor are discussed. The Monte Carlo analysis, sensitivity analysis, simulation steps for monte Carlo and sensitivity analysis is also discussed.

Chapter -3 consists of the methodology adopted in the work to meet the objectives. It also consists of details about electrostatic discharge protection, attenuator circuit, RC low pass filter, flex inpu integrated circuit.

Chapter- 4 includes specifications and the design details of various components used for the simulation model of project.

Chapter-5 presents the simulation studies of the proposed system in Pspice. It also provides the hardware approach for the project. The experimental set up to test the hardware is explained in detail.

Chapter-6 presents the results of simulation analysis and hardware implementation performed. In this chapter, the waveforms of various parameters such as VRSP, VRSN, VRS_OUT are analysed using simulation and hardware testing. The simulated results of monte carlo, sensitivity analysis are also observed.

Chapter -7 discusses the history of the various interfacing circuits adopted in the past, their demerits and a brief overview of the proposed system and its merits. It also discusses the conclusion and future scope proposed of the work.

Followed by References consisting of list of papers referred for understanding and analyzing the project work.



CHAPTER 2

ELECTRONIC CONTROL UNIT FOR AUTOMOTIVES

This chapter deals with the theory of automotive sensors, details about Hall sensor, Inductive sensor, Push Pull type sensor, monte carlo simulation and sensitivity analysis simulation.

2.1 Automotive Sensors

Automobile technology is one of the most evolved and the cars present at the moment lay bare as evidence. The result of the technological development in car manufacturing is various components serve to make driving and car maintenance a hassle-free engagement. Among the essential parts that most important is the car sensor. It plays a crucial role in the car in notifying an issue within its system. It helps to narrow down to the part with a problem and saves on time when it comes to repairs and maintenance of vehicle. There are different types of sensors used in cars. They are embedded in the engine and each of them performs a specific function. With a sensor-equipped vehicle, the assurance of efficiency on the road is guaranteed.

Sensors are essential components of automotive electronic control systems. Sensors are defined as "devices that transform (or transduce) physical quantities such as pressure or acceleration (called measurands) into output signals (usually electrical) that serve as inputs for control systems." The primary automotive sensors were discrete devices used to measure oil pressure, fuel level, coolant temperature, etc. Starting in the late 1970s, microprocessor-based automotive engine control modules were phased in to satisfy federal emissions regulations. These systems required new sensors such as MAP (manifold absolute pressure), air temperature, and exhaust-gas stoichiometric air-fuel-ratio operating point sensors. The need for sensors is evolving and is progressively growing. For example, in engine control applications, the number of sensors used will increase from approximately ten in 1995 to more than fourty, in upcoming years [2].

Automotive engineers are challenged by a multitude of stringent requirements. For example, automotive sensors typically must have combined/total error less than 3 % over the entire range of operating temperature and measurand change including all measurement errors due to nonlinearity, hysteresis, temperature sensitivity and repeatability. Moreover, even though hundreds of thousands of the sensors may be manufactured, calibrations of each sensor must be interchangeable within 1 percent. Automotive environmental operating requirements are also very severe, with temperatures of 40 to 125 C (engine compartment), vibration sweeps up to 10 g for

30 h, drops onto concrete floor (to simulate assembly mishaps), electromagnetic interference and compatibility, and so on. When purchased in high volume for automotive use, cost is always a major concern. Mature sensors (e.g., pressure types) are currently sold in large-quantities (greater than one million units annually) at a low cost of less than \$3 (US) per sensor (exact cost is dependent on application constraints and sales volume), whereas more complex sensors (e.g., exhaust gas oxygen, true mass intake air flow and angular rate) are generally several times more costly. Automotive sensors must, therefore, satisfy a difficult balance between accuracy, robustness, manufacturability, interchangeability, and low cost. Important automotive sensor technology developments are micromachining and microelectromechanical systems (MEMS). MEMS manufacturing of automotive sensors began in 1981 with pressure sensors for engine control, continued in the early 1990s with accelerometers to detect crash events for air bag safety systems and in recent years has further developed with angular-rate inertial sensors for vehiclestability chassis systems. What makes MEMS important is that it utilizes the economy of batch processing, together with miniaturization and integration of on-chip electronic intelligence. Simply stated, MEMS makes high-performance sensors available for automotive applications, at the same cost as the traditional types of limited-function sensors they replace. In other words, to provide performance equal to today's MEMS sensors, but without the benefits of MEMS technology, sensors would have to be several times more expensive if they were still made by traditional electromechanical/discrete electronics approaches [4].

As shown in Fig 2.1, the three major areas of systems application for automotive sensors are powertrain, chassis, and body. In the present systems-classification scheme, anything that isn't powertrain or chassis is included as a body system application. Fig 2.1 also identifies the main control functions of each area of application and the elements of the vehicle that are typically involved. The automotive industry has increasingly utilized sensors in recent years. The penetration of electronic systems and the associated need for sensors is summarized in Table 2.1. Powertrain applications for sensors, shown in Table 2.1, can be thought of as the "1st Wave" of increased use of automotive sensors because they led the first widespread introduction of electronic sensors. Chassis applications for sensors are considered to be the "2nd Wave" of increased use of sensors, and body applications are called the "3rd Wave." Automotive control functions and associated systems for powertrain, chassis and body areas of application are shown respectively in Fig 2.2, Fig 2.3, Fig 2.4.



Fig 2.1 Major areas of systems application for automotive sensors [4]

 Table 2.1: Driving factors leading to increased use of sensors (North American Automotive market) [4]

POWERTRAIN: "1st Wave," Continued Growth due to Legislation

| | Driving Factors: (applications) |
|---------------------|--|
| 1980s and 1990s: | driven by emissions, fuel economy, and onboard diagnostics (OBD- II) legislation, and added features: |
| | (closed-loop air-fuel ratio control, catalyst deterioration, engine misfire, and O ₂ sensor-degradation, diagnostic systems, cruise control, electronic transmission control) |
| 2000 and beyond: | driven by ultra-low emssions vehicle (ULEV) legislation, OBD-II added-feature requirements, and best-in-class driveability: |
| | (fuel-injection common-rail pressure sensors, variable valve timing, optimized combustion-based engine control) |
| CHASSIS: | "2 nd Wave," Steady Growth due to Demand for Performance |
| 1980s and | driven by vehicle safety and comfort features: |
| 1990s: | (ABS braking, traction control, adaptive suspension, vehicle- stability, electric power steering, on-wheel tire pressure) |
| 2000 and beyond: | driven by safety, weight/cost reduction, multiplex compatibility, and impending legislation: |
| | (vehicle/SUV anti-roll stability systems, fully active suspension, steer-by-wire, brake-by-wire, suspension-by-wire, etc.) |
| BODY: "3" | ^d Wave," Accelerating Growth due to Vehicle Personalization |
| 1980s and 1990s: | driven by safety legislation, security, comfort, convenience, and electronics advances: |
| | (air-bag frontal-crash protection, air-bag side-crash protection, theft- deterrent systems, memory seats, navigation) |
| 2000 and beyond: | driven by safety, new legislation, and intelligent transportation system/electronics advances: |
| | (advanced air-bags, rollover-crash curtain-bag protection, collision avoidance, intelligent/ radar cruise-control, real-time traffic and navigation) |



Fig 2.3 Chassis systems, control functions and applications (Simplified diagram) [8]



Fig 2.4 Body systems, control functions and applications (Simplified diagram) [8]

2.2 Variable Reluctance Sensor

Variable Reluctance sensors are electromagnetic devices that produce a pulse train- like voltage-output signal governed by the time-varying fluctuations of magnetic flux created by rotating motion of mechanical parts. As gear teeth, slots, or magnetized poles rotate with a shaft and pass by a sensor, flux variations are generated in the sensor's magnetic circuit via Faraday's law and the sensor generates voltage variations in its sensing coil corresponding to the derivative of magnetic flux with respect to time. Variable reluctance sensors are available with low cost, small-to-moderate size, self-generated signals, and good temperature stability. Variable reluctance sensors are used to measure position and speed of moving ferrous objects. The versatility, simplistic design and relatively low cost of manufacturability favors for use in aerospace and automotive industries where it is desired to quantify the rotational speed of engine components such as crankshafts and turbines [6].

The variable reluctance sensor consists of a permanent magnet and a ferromagnetic pole piece surrounded by a coil of wire. The sensor generates an analog voltage output signal when a ferromagnetic material passes by the tip of the pole piece. The induced voltage follows Faraday's

M.Tech, 4thsem (Power Electronics), EEE Dept., RVCE, Bengaluru.

Law of Induction, stated by the equation as:

$$V = -N\frac{d\phi}{dt} \tag{2.1}$$

where *N* is the number of turns in the coil, ϕ the magnetic flux induced in the coil and *t* is the time elapsed during the change in magnetic flux. The magnitude of the induced voltage is therefore a direct function of the flux linkage in the coil as a function of time. The configuration of Variable Reluctance Sensor is shown in Fig 2.5.



Fig 2.5 The Variable Reluctance Sensor [6]

The coils are sealed from the measurand by nonmagnetic welded stainless steel barriers. In case of the differential pressure transducer, the difference in pressure between the two sides of the spring member causes distortion of the spring member towards the magnetic pole piece on the low pressure side of the spring member resulting in modulation of the inductance of two coils. The electrical configuration of the variable reluctance sensor is that of an inductive half-bridge driven by an alternating voltage source in the range of 1 kHz to 10 kHz. The centrally disposed spring member results in an inductive push-pull arrangement causing deflection of the spring member reduces the inductance of one coil and increases the inductance of the other creating a difference in coil impedance. The variation in the magnetic reluctance produces the effective inductance modulation as a function of the parameter input.

2.2.1 Hall Effect Sensor

The Hall Effect sensor is a magnetic-field sensor that is based on the effect discovered by Edwin Hall in 1879. The electrically isolated device can be applied to sense continuous and alternating currents of typically up to hundreds of kilohertz. Due to its simple structure and compatibility with microelectronics, a Hall device can be monolithically integrated into a fully

integrated magnetic sensor and manufactured using conventional complementary metal-oxidesemiconductor (CMOS) technology [7].

When a conductor is crossed by a current and placed in a magnetic field, the voltage is perpendicular to the current and field. The principle is known as the Hall Effect. When there is no magnetic field and the current distribution is uniform, no potential difference appears at the output. When a perpendicular magnetic field is present, a Lorentz force is exerted on the current. The force causes a disturbance in the current distribution that results in a potential difference between the output terminals. The voltage is known as the Hall voltage (HV). The Hall voltage is proportional to the cross product of the current (I) and the magnetic field (B), as shown in Equation (2).

$V_{HV} \propto I \times B$

The yield signal for straight (analogue) sensors is taken straight forwardly from the output of the operational amplifier with the output voltage being proportional corresponding to the magnetic field going through the Hall sensor is shown in Fig 2.6. The output Hall voltage is given by Equation 2.3.

$$W_H = R_H \left(\frac{I}{t}\right) \times B$$

Where

VH is the Hall Voltage in volts;
RH is the Hall Effect coefficient;
I is the current flow through the sensor in amps;
t is the thickness of the sensor in mm;
B is the Magnetic Flux density in Tesla.

A Hall Effect device is basically a field-effect sensor. It requires an additional circuit to condition the signal and produces an output voltage usable for most applications consisting of an amplifier stage and temperature compensation. A typical Hall transducer has a limited current peak due to core saturation and limited bandwidth (<1 MHz) even though it can measure DC current. In addition, it is very sensitive to external magnetic fields. Hall Effect sensors operate

(2.2)

(2.3)

mainly in closed-loop mode to realize better accuracy and greater dynamic range. These sensors are sensitive to the polarity of the magnetic field (north and south), as in the amplified output, that provides a voltage proportional to the magnetic field to which it is exposed. Saturation occurs in the amplifier, not in the Hall element and does not damage the sensor.



Fig 2.6 Typical Hall effect sensor circuit [7]

Hall effect sensors are solid state gadgets that are becoming more and more popular since they can be utilized in a wide range of sorts of use, for example, detecting position, speed or directional movement. They are additionally a well-known choice of sensor for the gadgets designer due to their non-contact wear free task, their low support, a strong plan and as sealed Hall Effect gadgets are insusceptible to vibration, residue and water.

2.2.2 Inductive Sensor

An inductive sensor is a device that uses the principle of electromagnetic induction to detect or measure objects. An inductor develops a magnetic field when a current flows through it alternatively, a current flows through a circuit containing an inductor when the magnetic field through it changes. The resulting current flow sets up a new magnetic field that opposes the original magnetic field. The net effect is that it changes the inductance of the coil in the inductive sensor. By measuring the inductance, the sensor can determine when a metal object has been brought near by. The effect can be used to detect metallic objects that interact with a magnetic field. Non-metallic substances such as liquids or some kinds of dirt do not interact with the magnetic field, so an inductive sensor can operate in wet or dirty conditions [7].

Inductive proximity sensors work by setting up a high frequency field. If a target nears the sensor, magnetic field induces eddy current. The current consumes power because of resistance,

so energy is in the field is lost, and the signal amplitude decreases. The detector examines filled magnitude to determine when it has decreased enough to switch.

Inductor circuit model consists of three coils, which are modelled as an inductor in series with resistor. The excitation coil is modelled as an inductor Lx in series with resistance Rx which is a transmitter. The moving element, which is resonator, is modeled as a RLC circuit with inductance Lrso, capacitance Crso and resistance Rrso. The output coils (sine and cosine) are modeled as inductors 'Lsine' and 'Lcos' which is a receiver. All these inductors are mutually coupled.

The function of the excitation coil is to provide a uniform magnetic field along the track. Kx is the coupling coefficient between excitation coil and the resonator. The resonator circuit (an RLC combination) in turn induces voltages in the receiving coils and the magnitude and phase of these voltages vary as a function of position of the resonator. The function in such spiral sensors is sine and cosine. Krsine(phi) and Krcos(phi) are the coupling coefficients between the resonator and sine and cosine coils respectively which are the function of phi (angle which relates the position of the resonator on the board). There is also coupling between the excitation coil and the receiving coils. Kxsine and Kxcos are the coupling coefficients respectively.

The response of the sensor mainly depends on the inductance values of excitation coil, sine and cosine coils and the coupling coefficient between these coils. The variation of inductance of these coils leads to change in magnetic field, which in turn changes the response of sensor. So the prediction of inductance of these coils is crucial for the design process. The spiral inductive sensor model and inductive sensor model are shown in Fig 2.7 and Fig 2.8.



Fig 2.7 Spiral Inductive Sensor model [7]



The oscillator circuit generates a high-frequency electromagnetic field that radiates from the end of the sensor. When a metal object enters the field, eddy currents are induced in the surface of the object. The eddy currents on the object absorb some of the radiated energy from the sensor, resulting in a loss of energy and change of strength of the oscillator. The sensor's detection circuit monitors the oscillator's strength and triggers a solid-state output at a specific level. Once the metal object leaves the sensing area, the oscillator returns to its initial value.

2.2.3 Derivation of Transfer Function for the System Output Voltage

The circuit for estimating transfer function of inductive coil is shown in Fig 2.9.





Transfer function is also known as the system function. It is a mathematical representation that describes the transfer characteristics of a system that is the relationship between the input and output of a system.

For sine coil consider excitation, resonator and sine coil, for deriving transfer function of

sine coil.

$$M_x = K_x \sqrt{L_{rso} L_x} \tag{2.4}$$

$$M_{X \text{ sine}} = K_{X \text{ sine}} \sqrt{L_{x} L_{\text{sine}}}$$
(2.5)

$$M_{X\cos} = K_{X\cos}\sqrt{L_x L_{\cos}} \tag{2.6}$$

$$M_{rso}max = K_{rso}max\sqrt{L_x L_{sine}}$$
(2.7)

Apply Kirchoff's law in the above circuit and we get the following

 $V_x = I_x R_x + j\omega L_x I_x + j\omega M_x I_{rso}$

$$0 = I_{rso}R_{rso} + j\omega L_{rso}I_{rso} - \frac{j}{\omega c_{rso}}I_{rso} + j\omega M_x I_x$$
(2.9)

Induced EMF on the sine and cosine coil are

$$E_{\text{sine}} = j\omega M_{X \text{sin}} I_x + j\omega M_{rso} \sin \varphi I_{rso}$$
(2.10)
$$E_{\text{cos}} = j\omega M_{X \text{cos}} I_x + j\omega M_{rso} \cos \varphi I_{rso}$$
(2.11)

$$\begin{bmatrix} V_x \\ 0 \\ E_{\text{sine}} \end{bmatrix} = \begin{bmatrix} R_x + j\omega L_x & j\omega M_x & K_1 \\ j\omega M_x & R_{rso} + j\left(\omega L_{rso} - \frac{1}{\omega C_{res}}\right) & K_2 \\ j\omega M_{X \text{ sine}} & j\omega M_{rso} \sin \varphi & K_3 \end{bmatrix} \begin{bmatrix} I_x \\ I_{rso} \\ I_{\text{sine}} = 0 \end{bmatrix}$$

From equation 2.9, calculate $Irso/I_x$

$$\frac{d_{rso}}{l_x} = \frac{-s^2 M_x C_{rso}}{s^2 (L_{rso} C_{rso}) + s C_{rso} R_{rso} + 1}$$
(2.12)

Let
$$T_{f1} = \frac{-s^2 M_x C_{rso}}{s^2 (L_{rso} C_{rso}) + s C_{rso} R_{rso} + 1}$$
 (2.13)

From equation 2.10

$$I_{rso} = T_{f1}(I_x) \tag{2.14}$$

For sine coil

$$E_{\text{sine}} = sM_{X\text{sine}}I_x + (T_{f1}(I_x)) \cdot sM_{rso}\sin\varphi$$
(2.15)

Solving we get

$$\frac{E_{\rm sine}}{I_{X}} = \frac{s^{3}(M_{X\,\rm sine}\,L_{rso}C_{rso} - M_{rso}M_{X}C_{rso}) + s^{2}M_{X\,\rm sine}\,R_{rso}C_{rso} + sM_{X\,\rm sine}}{s^{2}(L_{rso}C_{rso}) + sC_{rso}R_{rso} + 1}$$
(2.16)

Input impedance of sine coil

$$\frac{V_x}{I_x} = \frac{s^3 (L_{rso} L_x - M_x^2) + s^2 C_{rso} (R_x L_{rso} + R_{rso} L_x) + s (L_x + R_{rso} R_x C_{rso}) + R_x}{s^2 (L_{rso} C_{rso}) + s C_{rso} R_{rso} + 1}$$
(2.17)

Transfer function of sine coil

(2.8)

Design, Development and Validation of a Flexible Sensor Interface Module for Engine Control Unit 2021-22

$$\frac{E_{\text{sine}}}{V_{x}} = \frac{s^{3}(M_{X \text{ sine}} L_{rso} C_{rso} - M_{rso} M_{x} C_{rso}) + s^{2} M_{X \text{ sine}} R_{rso} C_{rso} + s M_{X \text{ sine}}}{s^{3}(L_{rso} L_{x} - M_{x}^{2}) + s^{2} C_{rso}(R_{x} L_{rso} + R_{rso} L_{x}) + s(L_{x} + R_{rso} R_{x} C_{rso}) + R_{x}}$$
(2.18)

For cosine coil

$$E_{\cos} = sM_{X\cos}I_x + (T_{f1}(I_x)) \cdot sM_{rso}\cos\varphi$$
(2.19)

Solving we get

$$\frac{E_{cos}}{l_r} = \frac{s^3 (M_{X\cos}L_{rso}C_{rso} - M_{rso}M_{x}C_{rso}) + s^2 M_{X\cos}R_{rso}C_{rso} + sM_{X\cos}}{s^2 (L_{rso}C_{rso}) + sC_{rso}R_{rso} + 1}$$
(2.20)

Input impedance of cosine coil

$$\frac{V_x}{V_x} = \frac{s^3 (L_{rso} L_x - M_x^2) + s^2 C_{rso} (R_x L_{rso} + R_{rso} L_x) + s (L_x + R_{rso} R_x C_{rso}) + R_x}{s^2 (L_{rso} C_{rso}) + s C_{rso} R_{rso} + 1}$$
(2.21)

Transfer function of cosine coil

$$\frac{E_{cos}}{V_x} = \frac{s^3 (M_{Xcos} L_{rso} - M_{rso} M_x C_{rso}) + s^2 M_{Xcos} R_{rso} C_{rso} + s M_{Xcos}}{s^3 (L_{rso} L_x - M_x^2) + s^2 C_{rso} (R_x L_{rso} + R_{rso} L_x) + s (L_x + R_{rso} R_x C_{rso}) + R_x}$$
(2.22)

2.2.4 Push Pull type Sensor

The push-pull sensors are the combination of P-N-P and the N-P-N transistors. The combination has the significance in terms of amplification. It acts as a dual-stage amplifier. The N-P-N transistor here acts as a push amplifier where the positive cycle is amplified. P-N-P transistor acts as the pull amplifier where it enacts on the negative cycle of the applied input signal. The Push Pull sensor configuration is shown in Fig 2.10.



Fig 2.10 Push Pull Sensor Circuit diagram [8]

At the input side one single resistor is connected in between both the Q1 and the Q2 transistors. The other resistor that is connected at the output acts as a load. These two transistors M.Tech, 4thsem (Power Electronics), EEE Dept., RVCE, Bengaluru. 19

can be of type BJT or MOSFET. The one transistor that is connected provides the current to the load as the source. The other transistor that is connected acts in such a way that it sinks the current from the load.

The operation of the push-pull amplifiers is in such a way that it makes the signal to split into the form of out of phase that is 180 degree. At the input one transformer is connected such that it acts as an input coupler. The coupler splits the signal in such a way that one half of the signal is given to one transistor and the other is given to the other transistor. In this way, the push-Samp pull amplifier works.

Advantages of Push Pull sensor are:

- 1. The sensor can eliminate distortions that occur in the circuit.
- 2. The sensor is capable of generating high gains

2.3 Monte Carlo Analysis

Monte Carlo analysis is defined as a simulation process that generates probabilities of risk using a mathematical model. The method provides a range of possible results based on the varying parameters that are measured in the analysis. The method was developed by a scientist developing the atomic bomb during World War II.

Monte Carlo analysis is about generating predictive situational results based on distributing factors that may influence the outcome of the process. It takes into account the maximum and minimum threshold of each parameter and randomly iterates the simulation with different values.

Various types of probability distributions are used in Monte Carlo analysis. They represent how the possible outcome values are distributed and give a good picture of the risk when presented in a histogram chart. Commonly used probability distributions are the Gaussian and uniform models. Depending on the parameters involved, completing a Monte Carlo analysis simulation may take hundreds or thousands of iterations. In contrast to single-point analysis, Monte Carlo gives a better picture of what may go wrong in terms of probability. Fig 2.11 shows the role of Monte Carlo to predict the risk of defects in PCB manufacturing [15].

A typical PCB design consists of hundreds of components, and it is foolish to assume that the values are strictly unchanging in every single PCB that is produced. When manufacturing hundreds or thousands of PCB counterous mistakes are spotted in every PCB. It is unimaginable to have a large number of the PCBs to be defective. The fact is, electronics components like

capacitors, resistors, inductors, and transistors are produced with a tolerance rate on their values. This means a 100 Ohm resistor may turn out to be 95 Ohm when measured. In some designs, accuracy is crucial, and the varying values can affect the functionality of the circuit. To have a good idea on the probability of failure, PCB designers depend on the Monte Carlo analysis.

The yield in PCB production must also take the tolerance of components into account. Sometimes, the fluctuation in parameters can result in a fraction of the production PCB to be rejected. Running the Monte Carlo analysis gives you a clearer picture of what to expect when the PCBs are produced. Basically, Monte Carlo analysis is about running a series of analysis like transient, noise, and AC/DC sweep over a specific circuit by substituting the parameters with possible values from the specified tolerance.



Fig 2.11 Monte Carlo analysis helps to predict the risk of defects in PCB manufacturing [15].

Generic Monte Carlo analysis gives total yield analysis. It is through multiple goal analysis, enables to analyze the variety of necessities the design requires or dynamic yield calculators that allows to change minimum and maximum ranges dynamically. An advanced Monte Carlo analysis tool makes the yield optimization process both more effective and efficient, especially when it comes to split products, product differentiation, or meeting the needs of multiple groups of users.

2.3.1 Simulation steps for Monte Carlo Analysis

Step 1: The simulation profile could be a DC Sweep analysis is shown in Fig 2.12.

Step 2: In Monte Carlo/Worst Case option, set I(Meter) as the Output variable, use Gaussian as distribution and is shown in Fig 2.13.

M.Tech, 4thsem (Power Electronics), EEE Dept., RVCE, Bengaluru.

Step 3: Click on MC Load/Save, the Load/Save Monte Carlo Parameter File dialog box comes up. In the text box that is enabled, specify the name and the location of the file in which the parameter data is to be saved. After running the Monte Carlo analysis, the model parameter values used for various simulation runs will be stored in the .mcp file [15]. The step3 for Monte Carlo simulation is shown in Fig 2.14.

Step 4: Click More Settings to choose a collating function e.g. YMAX. With the collating function is defined on which criteria the results are sorted in the output File and is shown in Fig 2.15.

Step 5: After the simulation the curves of I(Meter) is obtained. With many runs (1000 runs), the waveform display can look more like a band than a set of individual waveforms. This can be useful for seeing the typical spread for a particular output variable. As the number of runs increases, the spread more closely approximates the actual worst-case limits for the circuit. The schematic for step 5 is shown in Fig 2.16.

Step 6: Click the Performance Analysis button, add trace Max(I(Meter)) to display histograms and is shown in Fig 2.17.

| General Analysis (| Configuration Files | Options | Data Collection | Probe Window | |
|---|--|--|---|--|---------------|
| Analysis Type: DC Sweep Options: Primary Sweep Secondary Sweep Monte Carlo/Worst Ca | Sweep Va Voltage Curren Golobal Model Tempe | rriable —— e source t source parameter parameter rature | Name: Model type Model nam Parameter | : name: P | × |
| Parametric Sweep Temperature (Sweep) Save Bias Point Load Bias Point | Sweep Ty © Linear © Logani © Value | pe D hmic D | ecade 💌 | Start Value: End Value: Increment: | 0 5 0.1 |
| | | | | | |

Fig 2.12 Step 1 for Monte Carlo Simulation [15]

| Analysis Type: DC Sweep | Worst-Call Monte C Worst-Call Monte Call Monte Call Monte Call Monte Call | Options arlo ase/Sensitivity | Data Collection | Probe Window PSpice AA supp riable: I(Meter) | ort in legacy | - 24 |
|--|---|------------------------------------|--|--|---|------|
| Primary Sweep | Number of | fruns: | 100 | | | |
| Secondary Sweep | Use Distrit | bution: | Gaussian 👻 |] | Distributions | |
| Monte Carlo/Worst Case | Random n | iumber seed: | | [1.32767] | | |
| Parametric Sweep | Save Data | i From: | All 🔻 | | runs | |
| Temperature (Sweep) Save Riss Point | Worst-case | e/Sensitivity C | Options | | - Mesons | |
| Load Bias Point | Vary Devic | ce that have | both DEV and | i LOT | tolerances | |
| | Limit devic | :es to type(s) ata from each | sensitivity run | | | |
| | | ок | Cancel | Apply | eset Help | p |
| ave Monte Carlo Parameter File | 119 2.13 5 | x | Monte Carlo/Wo | orst-Case Output File C | Pptions | 2) |
| ave Monte Carlo Parameter File | 119 2013 51 | x | Monte Carlo/Wo | orst-Case Output File C | Pptions | |
| ave Monte Carlo Parameter File | 119 2013 51 | x | Monte Carlo/Wo Collating Fur The collating example, V(1 | rrst-Case Output File C Iction function is performed or)). The result is listed in ' | Pptions an output variable (for the output (.OUT) file only. | |
| ave Monte Carlo Parameter File | Browse | x | Monte Carlo/Wo Collating Fur The collating example, V(1 Find the | orst-Case Output File C Inction | ptions | |
| ave Monte Carlo Parameter File .oad Parameter values from file: | Browse | x | Monte Carlo/Wo Collating Fur The collating example, V(1 Find the Thres | orst-Case Output File C inction | Pptions | |
| ave Monte Carlo Parameter File .oad Parameter values from file: .ave Parameter values in file: | Browse | x | Monte Carlo/Wo Collating Fur The collating example, V(1 Find the Evaluate only | orst-Case Output File C iction | Pptions | |
| ave Monte Carlo Parameter File .oad Parameter values from file: .save Parameter values in file: .parameter.mcp | Browse | x | Monte Carlo/Wo Collating Fur The collating example, V(1 Find the Thres Evaluate only | orst-Case Output File C inction | Pptions | |
| ave Monte Carlo Parameter File Load Parameter values from file: Save Parameter values in file: _parameter.mcp | Browse | × | Monte Carlo/Wo Collating Fur The collating example, V(1 Find the Thres Evaluate only Worst-Case | orst-Case Output File C iction | Pptions an output variable (for the output (.OUT) file only. the nominal run (YMA) ♥ le is in the range ▼ | |
| ave Monte Carlo Parameter File Load Parameter values from file: Save Parameter values in file: .parameter.mcp | Browse Browse | x | Monte Carlo/Wo Collating Fur The collating example, V(1 Find the Thres Evaluate only Worst-Case @ Hi Lou | orst-Case Output File C action | Iptions In an output variable (for the output (.OUT) file only. the nominal run (YMA) le is in the range | |
| ave Monte Carlo Parameter File .oad Parameter values from file; Save Parameter values in file: .parameter.mcp OK | Browse Browse Cancel | × | Monte Carlo/Wo Collating Fur The collating example, V(1 Find the Thres Evaluate only Worst-Case Hi Lo | orst-Case Output File C inction | Pptions an output variable (for the output (.OUT) file only. the nominal run (YMA) le is in the range w butput file of each run | |
| ave Monte Carlo Parameter File Load Parameter values from file: Save Parameter values in file: .parameter.mcp OK | Browse Browse Cancel | | Monte Carlo/Wo Collating Fur The collating example, V(1 Find the Thres Evaluate only Worst-Case Hi Lou | orst-Case Output File C Inction | ptions an output variable (for the output (.OUT) file only. the nominal run (YMA) le is in the range v | |



Fig 2.17 Step 6 for Monte Carlo Simulation [16]

2.4 Sensitivity Analysis

A simple definition of sensitivity is how much specific system behavior/characteristic changes as a individual component value changes. The general equation for sensitivity analysis is given as

$$S_{x}^{y} = \lim_{\Delta x \to 0} \frac{\frac{\Delta y}{y}}{\frac{\Delta x}{x}} = \frac{x}{y} \frac{\partial y}{\partial x}$$
(2.23)

Equation (2.23) is the general mathematical definition of circuit sensitivity.

Where

S represents sensitivity,

X represents changing element/component and

Y is the characteristic of circuit which one want to evaluate as component value is

varied.

The middle part of the equation shows that the percentage that the dependent variable $\Delta y/y$ changes, relative to the percentage that the independent variable $\Delta x/x$ changes. The sensitivity analysis is incorporated by using the formulae. Let us take a transfer function H(s).

$$\mathbf{H}(s) = \frac{N(s)}{D(s)} \tag{2.24}$$

Here N(s) represents the numerator part of transfer function and D(s) represents the denominator part of transfer function. From equation (2.23) and equation (2.24), new equation is written as same as equation (2.23)

In general, the AC-sensitivity is given by the following equation:

Sens
$$(H(s), W) = \frac{W}{H(s)} \frac{\partial H(s)}{\partial W}$$
 (2.25)

Substituting equation (2.23) into (2.24) and applying the chain rule,

Sens (H(s), W) = W
$$\left(\frac{1}{N(s)} \frac{\partial N(s)}{\partial W}\right) - \left(\frac{1}{D(s)} \frac{\partial D(s)}{\partial W}\right)$$
 (2.26)

Here W is the component which one want to vary w.r.t. circuit transfer function. By using above equation (2.26) the sensitivity of circuit any circuit can be found.

Sensitivity analysis of analog circuit provides the information about various component present in the circuit. The design engineer needs to choose as many inexpensive components as

possible, by keeping the circuit performance stable, engineer needs to decide which elements are sensitive and how much value they required for the tolerance. With the help of sensitivity analysis knowledge about the component characteristics variation in circuit and their effect on performance of system output is known [17].

All circuits, analog or digital, have characteristics dependent on the values of their component parts. Invariably, such parts are non-ideal in many ways. Even the most fundamental characteristics, for example a resistor's resistance is slightly different from the specified value. The characteristics also vary over time and environmental conditions.

The wise circuit designer learns how to analyze the sensitivities of circuits critical characteristics to the variations in the components. With this knowledge, the designer better decides how to balance any tradeoffs between performance and cost. Deeper use of sensitivity analysis leads designers to modify circuit topologies or make completely different choices in order to optimize these tradeoffs. Sensitivity analysis helps to increase reliability and robustness of the system, reduce costs and improve performance of the system.

2.4.1 Simulation steps for Sensitivity Analysis

To perform sensitivity analysis, select model parameters for evaluation, and generate a representative set of parameter values to explore the design space. Create the parameter set by specifying parameter distributions such as normal or uniform. After generating the parameter values, plot them to check if generated parameter values match the desired specifications. This is particularly important to generate a small number of random samples for each parameter set [18].

To plot the generated parameters in the Sensitivity Analyzer using Matlab, following steps are followed.

1. Select the generated parameter set in the Parameter Sets area of the app and Fig 2.18 shows the schematic

| 📣 Sensitivity Analysis* - sdoVOR - Parameter Set: ParamSet | | | | | | | |
|--|---------------|-------------------|-----------------|-----------|----------|--|--|
| SENSITIVITY ANALY | SIS STATISTIC | S PLOTS | PARAMETER SET V | ew 🖪 🛃 🖾 | | | |
| ParamSet | Scatter plot | ditor | | | - | | |
| SELECTED VARIABLE | 13 | | PLOTS | | | | |
| Data Browser | ۲ | Parameter Set: Pa | aramSet 🛛 🖉 | | | | |
| Parameter Sets | | | | | | | |
| ParamSet | 1 | Delay | Gain | Tc | Тр | | |
| | | 0. | 0.8029 | 14.0276 | 0.0099 ~ | | |
| | | 0. | 0.8710 | 15.6653 | 0.0103 | | |
| | | 0. | 0.8220 | 14.9205 | 0.0105 | | |
| | | 0. | 0.8732 | 13.9582 | 0.0097 | | |
| | | 0. | 0052 0.7585 | 5 14.5234 | 0.0103 | | |
| Requirements | | 0. | 0.8282 | 15.3222 | 0.0098 | | |
| SignalMatching | | 0. | 0.766 | 14.0752 | 0.0107 | | |
| | | 0. | 0045 | 15.7153 | 0.0107 | | |
| | | | | | | | |

Fig 2.18 Generating parameter set for generating values [17]

2. In the Plots tab, select Scatter Plot.

The generated plot displays histograms of generated values for each parameter on the diagonal, and the pairwise scatter plot of the parameters on the off-diagonals. Fig 2.19 shows the scatter plot view used to evaluate the model.



- 3. Inspect the histograms to ensure that the generated parameter values match the intended parameter distributions. Inspect the off-diagonal scatter plots to ensure that any specified correlations between parameters are present.
- 4. After generating a parameter set, you define a cost function by creating a design requirement on the model signals and then evaluate the cost function at each set of parameter values. To validate the evaluation results, inspect the evaluated cost function values. If the cost function evaluations contain NaN values, that could indicate an issue. The result for model evaluation is shown in Fig 2.20.

| Data Browser | 🐨 +2 S | catter | plot: EvalRe | sult ≍∫ Ev | aluation Resu | ult: EvalResult 🛛 🛛 🗌 |
|------------------------------------|--------|----------|------------------|------------------|-------------------|------------------------|
| Parameter Sets | Select | and righ | ht-click a row f | to create an ini | itial guess for R | esponse Optimization o |
| ParamSet | Delay | | Sain | Τс | Тр | SignalMatching 🔊 |
| | 0 | .0053 | 0.7739 | 14.2199 | 0.010ϵ | NaN |
| | 0 | .0052 | 0.7219 | 14.0517 | 0.0106 | 2.0227e+03 |
| | 0 | .0049 | 0.7286 | 15.3662 | 0.0106 | 1.8622e+03 |
| | 0 | .0049 | 0.7321 | 16.0591 | 0.0109 | 1.7803e+03 |
| Requirements | 0 | .0051 | 0.7390 | 13.9969 | 0.0100 | 1.6656e+03 |
| SignalMatching | 0 | .0050 | 0.7408 | 13.7279 | 0.0096 | 1.6389e+03 |
| | 0 | .0053 | 0.7439 | 13.7345 | 0.0102 | 1.5719e+03 |
| | 0 | .0054 | 0.7422 | 16.4884 | 0.0109 | 1.5718e+03 |
| | 0 | .0054 | 0.7460 | 15.0856 | 0.0109 | 1.5100e+03 |
| | 0 | .0052 | 0.7515 | 13.7533 | 0.0103 | 1.4276e+03 |
| Results | 0 | .0055 | 0.7558 | 15.7445 | 0.0092 | 1.3312e+03 |
| valBesult | - 0 | .0054 | 0.7590 | 15.8247 | 0.0090 | 1.2768e+03 |
| | 0 | .0055 | 0.7608 | 13.7515 | 0.0098 | 1.2625e+03 |
| | _ 0 | .0049 | 0.7602 | | 0.0105 | 1.2598e+03 |

Fig 2.20 Evaluated Results for the model [17]

5. Inspect the parameter values that resulted in the NaN values for evaluated requirements. If NaN result does not occur for that row of parameter values, investigate the model furthe

2.5 Summary

This chapter incorporates description about automotive sensors, variable reluctance sensor, hall effect sensor, inductive sensor, push pull sensor, monte carlo analysis, steps for monte carlo analysis, sensitivity analysis, steps for sensitivity analysis. Monte carlo analysis technique is most commonly used in automotive industries and it gives a good picture risk analysis and it was presented on histogram chart. Sensitivity analysis was used to optimize the circuit design. A brief methodology is discussed on the next chapter.



CHAPTER 3

METHODOLOGY AND BLOCK DIAGRAM

This chapter involves the detailed explanation of methodology and block diagram of sensor interfacing to a sensor interface block for Engine control unit.

3.1 Methodology

Fig.3.1 shows the flow chart for the proposed methodology



Fig 3.1 Methodology of the proposed system

The various tasks are as follows:

3.1.1 Customer requirements and planning

A detailed literature survey is carried out for selecting required topology and comparing it with various other topologies. The selected topology in this project is "Flexible Sensing Circuit".

3.1.2 Design and selection of components

A sensor interface block is designed and flexinput L9966IC is modelled using simulation. Sensor interface platform is designed by considering the requirement of protection of the circuit
against electrostatic discharge and electromagnetic interference issues. The capacitors for electrostatic discharge protection are selected and designed using human body model. A suitable attenuator circuit is designed provide the output as desirable the circuit requires. Common mode capacitors and differential mode capacitors are designed and selected considering EMI/EMC isssues. From the frequency response analysis a low pass RC filter is designed. The details of these are presented in chapter 4.

3.1.3 Simulation and analysis

Matlab/Pspice tool is used for the simulation of flexible sensor interfacing circuit. The output voltage waveforms at VRSP, VRSN, VOUT pins of L9966 IC are obtained using simulation. The simulated results are verified and validated using Monte Carlo and Sensitivity Analysis.

3.1.4 Hardware Implementation and Testing

In this stage, the components such as BJT and resistors are assembled on the PCB board and soldered. A power supply of 5V is provided to the sensor interface block. The flex input L9966 IC is interfaced to the control block. A power supply of 5V and 12V is fed into VDD5 and UBSW pins of L9966 IC. Here, Here, Hall effect sensor, Inductive sensor, Push pull type sensors are tested for the functionality. The output waveforms are observed using digital storage oscilloscope (DSO).

3.2 Block diagram

Fig 3.2 shows the application of a flexible sensor interfacing circuit to interface different sensors and Fig 3.3 shows the basic block diagram of the sensor-actuator mechanism.



Fig 3.2 Application of flexible sensor interfacing circuit to interface different sensors



Fig 3.3 Block diagram of sensor Actuator mechanism

The input system forms the interface to which various field devices taken from engine are connected to the sensor interface. The purpose of the interfacing is to condition the various signals received from or sent from engine. Input devices from different parts of the engine such as crankshaft wheel, camshaft position are hardwired to the input terminals. Output devices such as small motors, solenoid valves, motor starters and indicator lights and buzzers are hardwired to the output terminals. The ECU acts as a transfer block for sensor and actuator. An ECU is basically an electronic control unit consists of a flexinput IC and a sensor interface block and the processor . The signals received from sensors are hardwired to the ECU input terminals. The common mode capacitors located at the input side of an ECU provide protection against electrostatic discharge. The differential capacitor located between pull up and pull down resistor shunts high frequency components into the ground and hence protects the circuit from EMC/EMI issues. A passive attenuator is a special type of electrical circuit made up of entirely resistive network designed to weaken or attenuate the power supplied by a source to a level that is suitable for the connected load. The lowpass RC filter helps in shunting high frequency components into the ground. The signal from the RC filter is fed to a L9966 IC. L9966 IC acts as a comparator and hence generates the output in the form of rectangular pulses. The rectangular pulses are fed into microcontroller. The microcontroller stores the digital pulses and the signal is processed and fed to a driver circuit such as H-bridge circuit, three phase inverter. The driver circuits drive the actuators such as

motors, solenoid valves. The alarm signal is generated and is used to control the engine mechanism.

3.2.1 Electrostatic discharge protection

Electronic devices are becoming increasingly versatile, faster, and smaller. To meet the requirements, semiconductor manufacturers steadily improve the performance and reduce the size of semiconductor devices for electronic applications by shrinking process geometries and increasing the dopant concentration. Because of the downscaling of the process and the ever-higher dopant concentration, semiconductor devices are becoming less immune to electrostatic discharge (ESD) damage. Unless countermeasures are taken, electronic devices are susceptible to degradation and damage due to ESD. In addition, electronic devices are subject to increasing exposure to ESD events as USB, LAN, and other cables are frequently plugged and unplugged for data communication with IoT and other devices and battery recharging. To protect against ESD, it is therefore becoming essential to add ESD protection diodes to USB, HDMI, and other external ports as well as to the parts that might come into contact with or close to the human body or any manufacturing system during production [19]-[21].

Static electricity is the charge generated on the surface of dielectric materials. Static electricity is discharged when positively and negatively charged objects are brought into contact with or close to each other. This phenomenon is called an electrostatic discharge (ESD). When a charged human body touches an electronic device, the resulting ESD can be several thousand volts.

When two different objects are rubbed together, brought into contact with each other, or separated from each other (e.g., when plastic wrap is unrolled), electrons may move from one object to the other. Some materials tend to lose electrons and become positively charged while others tend to receive electrons and become negatively charged. A list of materials arranged according to the tendency to gain or lose electrons easily is called the triboelectric series. The farther away two materials are from each other on the triboelectric series, the greater the charge transferred when they are brought into contact with each other. All materials consist of atoms, which normally have an equal number of positively charged protons and negatively charged electrons, making them electrically neutral. For example, friction causes electrons to move from one object to the other, creating an imbalance of positive and negative charges. Fig 3.4 shows the process of static electricity generation.





Fig 3.4 How static electricity occurs [19]

Semiconductor manufacturers have continually developed new processes with eversmaller geometries to improve the performance and reduce the size of semiconductor devices for electronic applications. There is a law regarding transistor scaling, which states that scaling the size of transistors to 1/k reduces their area to 1/k², power consumption to 1/k, and circuit delays to 1/k. According to this scaling law, geometry scaling helps reduce the size and power consumption and improve the performance of semiconductor devices. However, when the width and the length are scaled to 1/k, the thickness is also generally scaled proportionally. This means that the thickness of the insulation film used for semiconductor device fabrication is also reduced to 1/k. Silicon oxide (SiO2) is commonly used as an insulator for silicon semiconductor devices. SiO2 exhibits a dielectric strength of 8 to 10 MV/cm, which is constant per centimeter. Therefore, when the thickness of an insulation film is reduced to 1/k, its dielectric strength is reduced to 1/k. The shrinking of semiconductor processes described above is just one of the factors that make semiconductor devices more susceptible to static electricity. Reducing the size and improving the performance of semiconductors and other electronic components exacerbate the effect of ESD. Various factors also complicate ESD protection, including the size reduction of electronic devices themselves. Furthermore, the way in which people use electronic devices has considerably changed. Since most electronic devices were stationary devices used only at home twenty years

M.Tech, 4th sem (Power Electronics), EEE Dept., RVCE, Bengaluru.

ago, their cables were rarely reconnected. At present, however, USB and LAN cables are plugged into and unplugged from smartphones, notebook PCs, and other mobile devices many times a week for battery recharging and data communication. As described in the previous subsection, ESD can be introduced into an electronic device when it is brought into contact with or close to another object. In other words, nowadays, electronic devices are exposed to ESD more frequently. Because of a decrease in ESD immunity and an increase in the number of ESD strikes, electronic devices have an increased risk of being degraded by ESD events. It is therefore becoming more important to use ESD protection devices than ever before.

3.2.2 Electrostatic discharge protection devices

Transient voltage suppressors or TVS are protection devices that are used to save the circuits from this sudden spike in voltage or current like electrostatic discharge protection(ESD). The primary way to protect a circuit from overvoltage is to place these TVS devices in parallel with the circuit.

3.2.3 Transient Voltage Suppressors (TVS Diodes)

Transient voltage suppressors or TVS are protection devices that are used to save the circuits from sudden spike in voltage or current. The primary way to protect a circuit from overvoltage is to place these TVS devices in parallel with the circuit.

There are many types of TVS device that can be used for Transient Voltage Suppression namely Metal Oxide Varistor, TVS Diode, Zener Diode or a Bypass Capacitor.

Transient Voltage Suppressor Diode is a solid-state PN- Junction diode that is specially designed to nullify the sudden or momentary overvoltage effects on sensitive semiconductors and circuits. Transient Voltage Suppressor Diode is a clamping device, so whenever the induced voltage exceeds the avalanche breakdown voltage, it absorbs the excess energy of the overvoltage event, and then it automatically resets after overvoltage condition. While it is true that, standard diodes and Zener diodes can also be used for overvoltage/transient protection, but they are not as robust as transient voltage suppressor diodes because standard and Zener diodes are designed for rectification and voltage regulation [23].

Types of TVS Diode:

- 1. Unidirectional TVS Diode
- 2. Bidirectional TVS Diode

A unidirectional Transient Voltage Suppressor Diode works as a rectifier in a circuit in the forward direction like any other avalanche diode, and this unidirectional diode is made to withstand very large peak currents. Symbol of a unidirectional TVS diode is shown in Fig 3.5 and it is much like a Zener diode.



Fig 3.5 Unidirectional TVS Diode [20]

A bidirectional transient-voltage-suppression diode can be represented by two mutually opposing avalanche diodes connected in series with each other. These diodes are connected in parallel with the device or circuit to be protected. Unlike the symbol, these diodes are manufactured as a single component. Symbol of a Bidirectional TVS diode is shown in Fig 3.6.



Fig 3.6 Bidirectional TVS Diode [20]

TVS Diodes are connected in parallel with the device or circuit to be protected. The TVS device is specifically designed to breakdown at a specific voltage level and conducts large amounts of current without sustaining damage.

While no ESD pulse is being introduced into a system (i.e., while a system is in normal operation), ESD protection diodes are disconnected from a device under protection (DUP) so as not to affect its operation. The cathode and anode of each ESD protection diode are connected to a signal line and GND respectively as shown below. When ESD protection diodes are connected in this manner, they do not act as transient voltage suppressors while a system is in normal



operation. Fig 3.7 shows the working of ESD diodes during normal operation.

When an ESD pulse is introduced into the system, it is necessary to ensure that ESD protection diodes conduct to prevent the ESD pulse from reaching the DUP. From the connector, the ESD protection diodes and the DUP can be seen as being connected in parallel. It is therefore important to ensure that ESD protection diodes have low impedance so that most of the ESD energy is shunted through the ESD protection diodes. Fig 3.8 shows the role of ESD protection diodes in the event of ESD strike and Fig 3.9 shows the operation of ESD diodes during forward biased and reverse biased operation.



Fig 3.8 System operation in the event of an ESD strike [21]



Fig 3.9 Voltage ranges in which ESD protection diodes act as transient voltage suppressors [21]

The V-I characteristics for both unidirectional and bidirectional TVS diode is shown in Fig 3.10. The characteristic graph displays voltage and current relationships. A bi-directional diode has the same characteristic curve in the positive and the negative direction, so it does not matter which way they are connected into the circuit. A unidirectional diode has a higher turn-on voltage in the positive direction compared to the negative direction.



Fig 3.10 V-I characteristics of Bidirectional TVS and Unidirectional TVS [21]

3.2.4 TVS Diode Parameters

There are many types of TVS diode in the market, designed for a specific application. While selecting a TVS Diode one can look for the following terminologies in the datasheet to suit the design.

- 1. Reverse Stand-Off Voltage (V_R): Reverse stand-off voltage is the maximum voltage that can be applied to the protector without actually activating the device. The device V_R should be equal to or higher than the peak operating voltage of the circuit being protected. This is to ensure that the protection device does not clip the normal circuit operating or signal voltage.
- 2. Breakdown Voltage (V_{BR}): Breakdown voltage is the voltage at which the diode will begin to protect and conduct current. Generally, the V_{BR} is specified at 1mA.
- **3.** Clamping Voltage (V_C): Clamping Voltage is the highest voltage that the protected circuit will be exposed to during the test waveform event. On most datasheets, the clamping voltage is given for a 1A or 2A waveform that has an 8μS rise time.
- 4. Peak Pulse Current (IPP): The peak pulse current is the maximum current the protection device can withstand.

3.3 Attenuator Circuit

An attenuator is a two port resistive network designed to weaken or "attenuate" the power being supplied by a source to a level that is suitable for the connected load. A passive attenuator reduces the amount of power being delivered to the connected load by either a single fixed amount, a variable amount or in a series of known switchable steps. Attenuators are generally used in radio, communication and transmission line applications to weaken a stronger signal. The attenuator circuit configurations are shown in Fig 3.11.



Fig 3.11 Attenuator Circuit types [23]

The Passive Attenuator is a purely passive resistive network (no supply) that is used in a wide variety of electronic equipment for extending the dynamic range of measuring equipment by adjusting signal levels, to provide impedance matching of oscillators or amplifiers to reduce the effects of improper input/output terminations or to simply provide isolation between different circuit stages depending upon the application [23].

Simple attenuator networks (also known as "pads") are designed to produce a fixed degree of "attenuation" or to give a variable amount of attenuation in pre-determined steps. Standard fixed attenuator networks generally known as an "attenuator pad" are available in specific values from 0 dB to more than 100 dB. Variable and switched attenuators are basically adjustable resistor networks that show a calibrated increase in attenuation for each switched step, for example steps of -2dB or -6dB per switch position. The schematic of Pi-pad attenuator circuit is shown in Fig 3.12.



Pi-pad Attenuators or π -pad attenuators are commonly used in radio frequency and microwave transmission lines and can be of balanced or unbalanced designs. The Pi-pad attenuator is so called because its basic layout and design resembles that of the Greek letter pi (π), meaning that it has one series resistor and two parallel shunt resistors to ground at the input and the output. The Pi-pad attenuator is another fully symmetrical purely resistive network that can be used as a fixed attenuator between equal impedances or for impedance matching between unequal impedances. The three resistive elements are chosen to ensure that the input impedance and output impedance match the load impedance which forms part of the attenuator network. As the Pi-pad's input and output impedances are designed to perfectly match the load, this value is called the "characteristic impedance" of the symmetrical Pi-pad network

The equations to calculate the resistor values of a Pi-pad attenuator circuit used for

impedance matching at any desired attenuation are given as:

$$Z_S = Z_L = Z \tag{3.1}$$

$$R1 = R3 = Z\left(\frac{K+1}{K-1}\right) \tag{3.2}$$

$$R2 = Z\left(\frac{K^2 - 1}{2K}\right) \tag{3.3}$$

3.4 RC low pass Filter Circuit

A simple passive RC Low Pass Filter or LPF is easily made by connecting together in series a single resistor with a single capacitor as shown in Fig 3.13. In this type of filter arrangement the input signal (Vin) is applied to the series combination (both the resistor and capacitor together) but the output signal (Vout) is taken across the capacitor only. This type of filter is known generally as a "first-order filter" or "one-pole filter" because it has only one reactive component, the capacitor, in the circuit.



Fig 3.13 RC low pass Filter circuit [23]

The reactance of a capacitor varies inversely with frequency, while the value of the resistor remains constant as the frequency changes. At low frequencies the capacitive reactance, (Xc) of the capacitor will be very large compared to the resistive value of the resistor, R.

The voltage potential, Vc across the capacitor will be much larger than the voltage drop, Vr developed across the resistor. At high frequencies the reverse is true with Vc being small and Vr being large due to the change in the capacitive reactance value.

The capacitive reactance of a circuit is given by

$$X_{\rm C} = \frac{1}{2\pi f C} \text{ in Ohms}$$
(3.4)

The circuit impedance is written as

$$Z = \sqrt{R^2 + X_C^2} \tag{3.5}$$

By using the potential divider equation of two resistors in series and substituting for impedance we can calculate the output voltage of an RC Filter for any given frequency.

$$V_{\rm out} = V_{\rm in} \times \frac{X_C}{\sqrt{R^2 + X_C^2}} = V_{\rm in} \frac{X_C}{Z}$$
 (3.6)

3.4.1 Frequency Response of a first order RC low pass filter

The frequency response curve of a RC lowpass filter is shown in Fig 3.14





The Fig 3.14 shows the frequency response of the filter to be nearly flat for low frequencies and all of the input signal is passed directly to the output, resulting in a gain of nearly 1, called unity, until it reaches its cut-off frequency point (fc). This is because the reactance of the capacitor is high at low frequencies and blocks any current flow through the capacitor. After this cut-off frequency point the response of the circuit decreases to zero at a slope of -20dB/ Decade or (-6dB/Octave) "roll-off". Note that the angle of the slope, this -20dB/ Decade roll-off will always be the same for any RC combination.

Any high frequency signals applied to the low pass filter circuit above this cut-off frequency point will become greatly attenuated, that is they rapidly decrease. This happens because at very high frequencies the reactance of the capacitor becomes so low that it gives the effect of a short circuit condition on the output terminals resulting in zero output. Then by carefully selecting the correct resistor-capacitor combination, we can create a RC circuit that allows a range of frequencies below a certain value to pass through the circuit unaffected while any frequencies applied to the circuit above this cut-off point to be attenuated, that is commonly called as Low Pass Filter.

For this type of "Low Pass Filter" circuit, all the frequencies below this cut-off, *f*c point that are unaltered with little or no attenuation and are said to be in the filters Pass band zone. This pass band zone also represents the Bandwidth of the filter. Any signal frequencies above this point cut-off point are generally said to be in the filters Stop band zone and they will be greatly attenuated.

The cut-off frequency point and phase shift angle can be found by using the following equation:

$$fc = \frac{1}{2\pi RC}$$
(3.7)
Phase Shift $\varphi = -\arctan(2\pi f RC)$
(3.8)

3.5 Pull up and Pull down resistors

The application of a pull up resistor and pull down resistor employed in digital circuits is shown in Fig 3.15



Fig 3.15 Application of a Pull up resistor [24]

If the high state as default is needed and want to change the state to Low by some external interaction, the Pull-up resistor is used. The digital logic input pin P0.5 can be toggled from logic 1 or High to the logic 0 or Low using the switch SW1. The R1 resistor acts as a pull-up resistor. It is connected with the logic voltage from the supply source of 5V. So, when the switch is not being pressed, the logical input pin has always a default voltage of 5V or the pin is always high until the switch is pressed and the pin is shorted to ground making it logic low. Fig 3.15 and Fig 3.16 represent the application of a Pull up and Pull down resistor.



Fig 3.16 Application of a Pull down resistor [24]

The pull-down resistor R1 is connected with the ground or 0V and making the digital logic level pin P0.3 as default 0 until the switch is pressed and the logic level pin become high. In such case, the small amount of current flows from the 5V source to the ground using the closed switch and Pull-down resistor, hence preventing the logic level pin to getting shorted with the 5V source.

3.6 Flexible Input Circuit

The L9966 is an automotive graded Flexible Input IC designed to be used as sensor interface. Up to 15 channels are available for analog sensing, resistance measurement and digital sensing (e.g. temperature, lambda, pressure, position sensors). The L9966 allows replacing a number of discrete components and it gives the possibility to change the sensors across different applications without modifying the PCB hardware. Target applications are Engine Control Units and Body/Chassis Modules. Fig 3.17 shows the Flex input L9966 IC schematic diagram.



TQFP48 (7x7 mm)

Fig 3.17 Flex Input L9966 Integrated Circuit

Features of L9966 IC are

- ➢ AEC-Q100 qualified.
- ▶ 12 V and 24 V systems compatible (operating battery supply voltage 5.5 V-36 V).
- Programmable interface with 15 total inputs: 12 for connection to external analog loads (with connection to VVAR, VDD5 and clamped battery VPRE, with resistance measurement)
 - 1. 4 with also λ sensor functionality.
 - 2. 4 with also SENT functionality.
 - 3. for connection to external digital switches (with connection to VPRE) •
- Programmable pull-up/down current sources.

- > Integrated precise resistance measurements.
- ➤ 12 bit ADC for voltage measurements.
- > 15 bit ADC for resistance measurements.
- Variable reluctance sensor / Hall sensor Interface.
- 1 analog output channel + 4 digital output channels SPI interface for device configuration and data communication.
- Overtemperature protection.
- > Thermal resistance Rth(j-c) = 3 K/W.

3.7 Summary

This chapter incorporates the procedure of methodology and block diagram for the proposed work. The methodology for the implementation is discussed. The block diagram demonstrating the flow of each block is explained. A brief specification and design details are explained in the next chapter.



CHAPTER 4

SPECIFICATIONS AND DESIGN DETAILS

Several components are involved in the design and development of the proposed. This chapter presents the design and selection of various components as per the required specifications.

4.1 Design of ESD capacitors

Device-level tests model a factory or similar environment to ensure that unmounted semiconductor devices are not degraded or destroyed by ESD pulses in places where ESD is controlled.

There are three major ESD models:

1. Human body model (HBM): Models a discharge that might occur when a charged human touches a device.

2. Machine model (MM): Models a discharge that might be released from charged machines such as manufacturing systems .

3. Charged-device model (CDM): Models a discharge that might occur when a charged electrically isolated device touches an earthed circuit board during assembly.

4.1.1 Human body model

When a person is walking on a carpeted or rough surface, the charge in human's body is can be considered as the initial charge [11]. From charge equation Q=CV, the formulation of equation from the Fig 4.1. Fig 4.2 shows the ESD protection provided to IC.



Fig 4.1 Generalized ESD Model [11]

Qinitial = CESD * VESD

4.1

Where CESD \rightarrow Body capacitance

VESD \rightarrow Peak voltage associated with body capacitance

When human touches the exposed pin, the charge from human body will transfer to the pin and the capacitor installed on it and the final charge will be

Qfinal = Cfinal * Vfinal

$$4.2$$

$$from customer specifications, CESD=330pF and VESD=8kV and working voltage, Vfinal=875V.$$

> As a rule of thumb, use only 60% of the 875V which is 525V

$$C1 = \left(CESD * \frac{VESD}{Vfinal}\right) - CESD = \left(330pF * \frac{8kV}{525V}\right) - (330pF)$$
$$C1 = 4.7nF$$

Hence CSTvrsp = 4.7nF and CSTvrsn = 4.7nF

4.2 Design of differential Noise Capacitor Filter

The parasitic resistance of a capacitor is mainly determined from the capacitor data sheet [13]. Most capacitor datasheets provide a graph of capacitor impedance versus frequency as shown in Fig 4.3.



Fig 4.4 shows the frequency response curve for VRSP and VRSN signals.





RC low pass filter is a first order filter that passes low frequency signals and rejects high frequency signals. From frequency response curve of RC low pass filter, the cut off frequency of signals passing at VRSP pin of flex input IC is fcutvrsp =12.271kHz and the cut off frequency of signals passing at VRSN pin of flex input IC is fcutvrsn = 12.271kHz. Let Rsrup1=46.4kohm, Rsrup2=68.1kohm

- Req1=Rsrup1 || Rsrup2 = 27596.8559 ohm
- Cvrsp = 1/(2 * 3.142 * Req1 * fcutvrsp)
- \blacktriangleright Cvrsp = 1/(2 * 3.142 * 27.596 * 10^3 * 12.271 * 10^3) = 470 pF
- Let Rsrlo1=46.4kohm, Rsrup2=68.1kohm
- Req2=Rsrlo1 || Rsrlo2 = 27596.8559 ohm
- Cvrsn = 1/(2 * 3.142 * Req2 * fcutvrsn)
- \sim Cvrsn = 1/(2 * 3.142 * 27.596 * 10³ * 12.271 * 10^3) = 470 pF

4.4 Hysteresis level selection

The various specifications for Variable Reluctance Sensors are shown in Table 4.1

| Table 4.1 Specifications of Variable Reluctance Sensor | | | |
|--|--------------------------|--|--|
| Input parameters | Typical Values | | |
| Vdiagnosis | 1 V | | |
| Idiagnosis | 5.7 * 10 ⁻⁵ A | | |
| Rsensor | 600 ohm | | |
| Short circuit to ground voltage (VSCG) | 0 V | | |
| Short circuit to battery voltage (VSCB) | 12 V | | |
| Vithl (Differential Voltage) | 0 V | | |
| Ibias | 0 A | | |
| Hysteresis current level 1 | $6 * 10^{-6}$ A | | |

 Table 4.1 Specifications of Variable Reluctance Sensor

4.6

| Hysteresis current level 2 | $1.15 * 10^{-5} \text{ A}$ |
|----------------------------|----------------------------|
| Hysteresis current level 3 | 2 * 10 ⁻⁵ A |
| Hysteresis current level 4 | 5.25 * 10 ⁻⁵ A |
| Hysteresis current level 5 | 8 * 10 ⁻⁵ A |
| Peak Voltage 1 | 9 * 10 ⁻¹ V |
| Peak Voltage 2 | 1.5 V |
| Peak Voltage 3 | 2.1 V |
| ` Peak Voltage 4 | 2.8 V |

The quantized output is sent to a logic block (Hysteresis Selection Table) that chooses the proper hysteresis value (HIi) depending on the input peak voltage (PVi). Peak voltage range correspondence with hysteresis selection is shown in Table 4.2.

| Table 4.2 Hysteresis selection corresponding to Peak Voltage Range | | |
|--|--------------------|--|
| 0-PV1 | Hysteresis level 1 | |
| PV1-PV2 | Hysteresis level 2 | |
| PV2-PV3 | Hysteresis level 3 | |
| PV3-PV4 | Hysteresis level 4 | |
| >PV4 | Hysteresis level 5 | |

Peak detector and Hysteresis Selection Table circuits are enabled by VRS_OUT signal according to VRS_HYST_FB bit value in the VRS SPI register that establishes if the feedback signal is before or after the filter time. VRS input differential voltage is continuously acquired to its max value, reached while VRS_OUT signal is high(hysteresis current off), is latched through the peak detector. Peak detector, in turn, defines the hysteresis current value. Hysteresis current is turned on as soon as the VRS_OUT falls to zero and it is switched OFF at next VRS_OUT rising edge. Based on the hysteresis current, the signal is processed by a square circuit which processes the output signal of the comparator to the microcontroller. Table 4.3 shows the sensor interface circuit parameters

4.5 Specifications of Sensor Interface Circuit

| Components | Description | Values |
|---------------------|--|-------------------|
| CSTvrsp | Positive variable reluctance sensor input capacitor for ESD protection | 4.7nF |
| CSTvrsn | Negative variable reluctance sensor input capacitor for ESD protection | 4.7nF |
| Rpu | Pull up resistor | 10kohm |
| Cvrspn | Differential noise capacitor filter for EMC/EMI protection | 1nF |
| Rpd | Pull down resistor | 10kohm |
| RIN1,RIN2,RIN3,RIN4 | Parallel resistances for signal attenuation | 31.6kohm |
| Rsrup1,Rsrup2 | Series up resistances for signal attenuation | 46.4kohm,68.1kohm |

 Table 4.3 Sensor Interface Circuit Parameters

| Rsrlo1,Rsrlo2 | Series low resistances for signal attenuation | 46.4kohm,68.1kohm |
|---------------|---|-------------------|
| Radj | Resistance used for signal attenuation | 26.1kohm |
| Cvrsp | Variable reluctance positive common mode capacitor for EMC/EMI protection | 470pF |
| Cvrsn | Variable reluctance negative common mode capacitor for EMC/EMI protection | 470pF |
| VDD5 | Supply Voltage | 5 V |
| Vgndshift | Ground shift voltage | 1 V |
| Vposmax | Input signal high clamping voltage | 3.3 V |
| Vnegmax | Input signal low clamping voltage | -0.6 V |

| V3V3 | Internal 3V3 | 3.3 V |
|-------|---------------------|-------|
| | | |
| Vcm | Common mode Voltage | 1.6 V |
| | | |
| Vhyst | Hysteresis Voltage | 6 uV |
| 10 | kshana | |
| 100 | | |

4.6 Summary

This chapter incorporates the design procedure of ESD protection circuit, design details of differential noise capacitor filter, design method of common mode capacitor of RC low pass filter, details about hysteresis level selection, specifications of sensor interface block. The detailed explanation of simulation and hardware implementation is discussed in the next chapter.



CHAPTER 5 SIMULATION AND HARDWARE IMPLEMENTATION

This chapter explains the simulation of hall effect sensor interfacing, inductive sensor interfacing and push pull type sensor interfacing to a sensor interface block and flex input L9966 IC in Pspice. The hardware implementation is also presented. The waveforms obtained during simulation and hardware testing are discussed in next chapter. The results of Monte Carlo Analysis and Sensitivity Analysis for each sensor interfacing are discussed in next chapter.



Fig 5.1 Circuit diagram for Hall Effect Sensor Interfacing

5.1.1 Simulation Circuit: Here the voltage controlled switch is modelled as "Hall Effect Sensor". The sensor senses the signal and is converted into electrical quantity. The signal is fed into input interface of a sensor interface block. The ESD capacitors at the input side prevents the circuit from electrostatic discharge phenomenon by shunting high frequency components into the ground. The pull up resistor pulls the voltage level equivalent to supply voltage level. The pull down resistor pulls down the voltage level equivalent to ground. The differential capacitor filter protects the circuit from electromagnetic interference. The resistive network acts as a pi attenuator

M.Tech, 4thsem (Power Electronics), EEE Dept., RVCE, Bengaluru.

helps in signal attenuation such that desirable amount of power is delivered to load. The signal passes to the next stage. Here the RC low pass filter passes the low frequency signals at VRSP pin and VRSN pin of L9966 IC and rejects high frequency signals. The details of flex input modelling is discussed and the process of signal processing is explained in next section. The modelling of L9966 IC and schematic of L9966 IC are shown in Fig 5.2 and Fig 5.3.



5.1.2 Modelling of L9966 IC

Fig 5.2 Modelling of Flex Input L9966 IC



Fig 5.3 Schematic of Flex Input L9966 IC

5.1.3 Voltage Controlled Switch

Fig 5.4 shows the schematic of voltage controlled switch with hysteresis



Fig 5.4 Voltage controlled switch with hysteresis

The Voltage-Controlled Switch block as shown in Fig 5.4 represents the electrical characteristics of a switch and the state is controlled by the voltage across the input ports (the controlling voltage). The block models either a variable-resistance or a short-transition switch. For a variable-resistance switch, set the Switch model parameter to Smooth transition between Von and Voff. For a short-transition switch, set Switch model to Abrupt transition after delay.

5.1.4 Short transition Switch

In a short-transition switch, the transition between the off and on states is instantaneous.

- When the controlling voltage is greater than or equal to the sum of the Threshold voltage, VT and Hysteresis voltage, VH parameter values, the switch is closed and has a resistance equal to the On resistance, RON parameter value.
- When the controlling voltage is less than the Threshold voltage, VT parameter value minus the Hysteresis voltage, VH parameter value, the switch is open and has a resistance equal to the Off resistance, ROFF parameter value.
- When the controlling voltage is greater than or less than the Threshold voltage, VT parameter value by an amount less than or equal to the Hysteresis voltage, VH parameter value, the voltage is in the crossover region and the state of the switch remains unchanged.

5.1.5 Voltage Controlled Current Source

Fig 5.5 shows the schematic of voltage controlled current source block.

Fig 5.5 Voltage controlled current source

The Voltage Controlled Current Source block as shown in Fig 5.5 models a linear currentcontrolled voltage source, described with the following equation:

$$V = K \cdot I 1$$
 5.1

Where $V \rightarrow$ Voltage

$K \rightarrow$ Transresistance

I1 \rightarrow Current flowing from the + to the – control port

The block has four electrical conserving ports. Connections + and - on the left side of the block are the control ports. The arrow indicates the positive direction of the current flow. The other two ports are the electrical terminals that provide the output voltage. Polarity is indicated by the + and - signs.

5.1.6 Current Mirror Circuit



Fig 5.6 Current mirror circuit

A current mirror is a circuit block that functions to produce a copy of the current flowing into or out of an input terminal by replicating the current in an output terminal. An important feature of the current mirror is that it has a relatively high output resistance that helps to keep the output current constant regardless of load conditions. Another feature of the current mirror is that it has a relatively low input resistance that helps to keep the input current constant regardless of drive conditions. The current being 'copied' can be and often is a varying signal current. The current mirror is often used to provide bias currents and active loads in amplifier stages.



Fig 5.7 Current mirror circuit (a) Sink (b) Source

The ideal block level concept of the current mirror is shown in Fig 5.6. Given a current source as the input, the input section of the current mirror looks like a virtual short circuit and reflects (swaps the direction of flow) this current to produce a current sink (the current exiting the mirror). As a result, a current sink is obtained (Fig 5.7 (a)). Conversely, given a current sink as the input, the current mirror reflects this current to control current source. As a result, a current source is obtained (Fig 5.7 (b)). A current mirror consists of a low impedance input stage connected to a high impedance output current stage. Fig 5.8 and Fig 5.9 represent current to voltage conversion stage and voltage to current conversion stage.



Fig 5.9 Voltage to Current Converter

The BJT current mirror circuit and MOSFET current mirror circuit are shown in Fig 5.10 and Fig 5.11.



Fig 5.10 BJT Current Mirror Circuit



Fig 5.11 MOSFET Current Mirror Circuit

5.1.7 An input stage to convert current to voltage

The active element, a single transistor, serves as the desired current-to-voltage converter. For BJT the base emitter voltage controls the collector current or for the FET the gate source voltage controls the drain current. Producing the opposite where the collector current controls the V_{BE} is not possible in the conventional use of the device as a common emitter amplifier. In this case the transistor adjusts its base emitter or gate source voltage, V_{BE} or V_{GS}, so that the collector or drain current is $I_{IN} = (V_1-V_{BE})/R$. For this purpose, simply connect the collector to the base or gate to drain or "diode connect" the transistor. This classic "diode" connection results in 100% parallel negative feedback (Fig 5.8). As a result, with this diode connected transistor, the collector current serves as the input quantity while the base emitter voltage V_{BE} serves as the output quantity with the logarithmic transfer function of the base emitter junction. Similarly, a diode connected enhancement mode MOSFET (gate tied to drain) will serve as a similar current to voltage converter with V_{GS} as the output quantity rather than V_{BE}.

5.1.8 An output stage to convert voltage to current

A bipolar transistor can be driven by a voltage or by a current. If the base emitter voltage V_{BE} is considered as the input and the collector current I_C as the output (Fig 5.9), a transistor as a non-

M.Tech, 4thsem (Power Electronics), EEE Dept., RVCE, Bengaluru.

linear voltage-to-current converter having an exponential characteristic is considered. The base can be directly driven by the voltage output of the I-to-V converter. The collector provides the output terminal of a simple current mirror. The output V to I converter stage of the simple current mirror is just a transistor acting as a non-linear (exponential for BJT) voltage-to-current converter. If a MOS transistor is used for the input stage, the output stage would be a MOS transistor with the gate serving as the voltage input and the drain as the current output.

5.1.9 Signal processing in L9966 IC

The two signals incoming from the sensor interface block are fed and processed into VRSP and VRSN pins of an IC. The integrated circuit consists of 2 comparators. The difference between the two signals VRSP and VRSN is considered as the control voltage. A comparator1 compares the control voltage with the reference voltage. If the control voltage is greater than the sum of hysteresis voltage and threshold voltage, the output will be 3.3V of logic high state. If the control voltage is less than difference between threshold voltage and hysteresis voltage, the output will be logic low state. The overall voltage VRS_OUT is inverted with the help of a NOT gate and is sent to comparator 2. A comparator 2 compares the control voltage. Here the control voltage will be the difference between complement of VRS_OUT and 0V. The control voltage is compared. If the control voltage is greater than the sum of hysteresis voltage and threshold voltage, the output will be logic low state. If the control voltage is less than difference between threshold voltage and hysteresis voltage, the output will be logic high state of 6uV. The overall output voltage signal is sent to 2 voltage controlled current source blocks. Voltage controlled current source 1 generates the hysteresis current 1 of 6uA and is sent to the current mirror circuit 1. Similarly voltage controlled current source 2 generates the hysteresis current 2 of 6uA and is sent to the current mirror circuit 2. In current mirror circuit 1, MOSFET MbreakP1 acts as current to voltage converter and MOSFET MbreakP2 acts as voltage to current converter and there by generating the copy of the reference circuit and same current is sinked (-6uA) at VRSN pin of L9966 IC. In current mirror circuit 2, MOSFET MbreakN1 acts as current to voltage converter and MOSFET MbreakN2 acts as voltage to current converter and there by generating the copy of the reference circuit and same current is sourced (6uA) at VRSP pin of L9966 IC. The resultant rectangular digital output from VRS_OUT pin of L9966 IC is fed to a microcontroller. The signal from the microcontroller produces an alarm signal and actuates the actuator. This is the process of signal conditioning of flex input L9966 IC.

5.2 Inductive Sensor Interfacing:

The circuit diagram for inductive sensor interfacing is shown in Fig 5.12.



Fig 5.12 Circuit diagram for Inductive Sensor Interfacing

The circuit consists of an AC voltage source and an inductor of 10 uH. The inductive sensor senses the speed of the crankwheel and the signal is fed to a sensor interface block and the signal output from the sensor interface block is fed to a flexible input L9966 IC. Similarly like Hall Effect Sensor, by the comparator action located inside L9966 IC, rectangular pulses are obtained and are sent to a microcontroller. The microcontroller activates the actuator and there by completing the mechanism.

5.3 Push Pull type Sensor Interfacing:

The simulated circuit diagram for Push Pull type Sensor Interfacing is shown in Fig 5.13.



Fig 5.13 Circuit diagram for Push Pull type Sensor Interfacing

The push-pull sensors are the combination of P-N-P and the N-P-N transistors. It acts as a dual-stage sensor. The N-P-N transistor here acts as a push sensor during turn on time. P-N-P transistor acts as a pull sensor during turn off time. The push pull type sensor is capable of sensing any analog parameter from engine control section, The sensed signal is processed to a sensor interface block. The sensed signal is converted to a undistorted signal by sensor interface block. During next stage, the signal is processed to a flexible input L9966 IC. The comparator located inside L9966 IC generates the digital rectangular pulses and are fed to a microcontroller. Microcontroller generates an actuating signal and there by drives an actuator and there by completing the mechanism.

5.4 Hardware Implementation for Flexible Sensor Interface Module

The Hardware module of flexible sensor interfacing is shown in Fig 5.14.



Fig 5.14 Hardware Module of Flexible Sensor Interfacing

The hardware module consists of following parts.

- 1. Sensor Block
- 2. Sensor Interface Block
- 3. Flex Input L9966 IC

5.5 Sensor Block

The sensor block consists of three types of sensors:

- ▶ Hall Effect Sensor: Here BJT is modelled as Hall Effect sensor.
- Inductive Sensor: Here two sinusoidal voltage sources one with phase angle of 0 degree and other source with phase angle of 180 degree are connected in parallel. This combination is modelled as inductive sensor.
- > Push Pull type Sensor: Here 555 timer in astable mode is modelled as a push pull sensor.

The three sensors are tested for functionality by interfacing to sensor interface block and flex input L9966 IC.

5.6 Sensor Interface Block

Fig 5.15 shows the hardware module of sensor interface block.


The sensor interface block comprises of capacitors for electrostatic discharge protection, differential capacitor for EMC/EMI protection, pull up and pull down resistors, pi attenuator circuit, RC low pass filter to filter high frequency components.

5.7 Flex Input L9966 IC

The pin connection diagram and details about pin numbers are shown in Fig 5.16 and Table





Fig 5.16 Pin connection diagram of flex input L9966 IC

L9966 is an automotive graded IC that can used as a major component of sensor interface block. L9966 IC comprises of 48 pins. The hardware module of flex input is shown in Fig 5.17 and it consists of 48 pins.

| Pin Number | Pin Name | Pin Description |
|---------------|----------|---|
| 1 | RR3 | Reference Pullup Resistor 3 for R- Measurement |
| 2 | RR2 | Reference Pullup Resistor 2 for R- Measurement |
| 3 | RR1 | Reference Pullup Resistor 1 for R- Measurement |
| 4 | R_GND | Reference Ground for high accuracy signals |
| 5 | VRSP | Positive variable reluctance sensor input |
| 6 | VRSN | Negative variable reluctance sensor input |
| 7 | GND | Ground for supply voltage |
| 8 | VDD5REF | Positive reference to both ADC |
| 9 | AOX | Analog output for input channel x |
| 10 | VT5V | Ratiometric Voltage output VI5V |
| 11 | VRS_OUT | Digital Output of Variable reluctance sensor |
| 12 | VI5V | Input Voltage |
| 13 | NC | Not connected |
| 14 | VTX | Ratiometric Voltage output VIX |
| 15 | VIX | Input Voltage |

| 16 | CTRL_CFG | Input to control current source / Configuration input to select SPI Address-Mux during Reset |
|----|------------|---|
| 17 | IO_13 | Flexible Input and current output 13 |
| 18 | IO_14 | Flexible Input and current output 14 |
| 19 | IO_15 | Flexible Input and current output 15 |
| 20 | IO_1 | Flexible Input and current output 1 / SENT1 |
| 21 | IO_2 | Flexible Input and current output 2 / SENT2 |
| 22 | IO_3 | Flexible Input and current output 3 / SENT3 |
| 23 | IO_4 | Flexible Input and current output 4 / SENT4 |
| 24 | NC | Not connected |
| 25 | SENT4_GTM4 | Digital Output for SENT 4 channel / GTM_TO_SENT_4 |
| 26 | SENT3_GTM3 | Digital Output for SENT 3 channel / GTM_TO_SENT_3 |
| 27 | SENT2_GTM2 | Digital Output for SENT 2 channel / GTM_TO_SENT_2 |
| 28 | SENT1_GTM1 | Digital Output for SENT 1 channel / GTM_TO_SENT_1 |
| 29 | INT | Interrupt (result status for controller) |
| 30 | VDD5V | 5 V Power supply |
| 31 | SYNC | Digital input to synchronize sequencer start |
| 32 | MISO | Communication interface clock for Master- |
| | | · |

| | | IN/ Slave-OUT |
|----|--------|---|
| 33 | MOSI | Communication interface for Master-OUT/ Slave-IN |
| 34 | SS_CS | Communication interface chip select |
| 35 | SS_CLK | Communication interface clock |
| 36 | RST | Reset |
| 37 | NC | Not connected |
| 38 | NC | Not connected |
| 39 | IO_12 | Flexible Input and current output 12 / LAMBDA |
| 40 | IO_11 | Flexible Input and current output 11 / LAMBDA |
| 41 | IO_10 | Flexible Input and current output 10 / LAMBDA |
| 42 | IO_9 | Flexible Input and current output 9 / |
| 43 | IO_8 | Flexible Input and current output 8 |
| 44 | IO_7 | Flexible Input and current output 7 |
| 45 | IO_6 | Flexible Input and current output 6 |
| 46 | IO_5 | Flexible Input and current output 5 |
| 47 | WAKE | Output for wake-up |
| 48 | UBSW | Battery supply |



Fig 5.17 Hardware Module of flex input L9966 IC

Using Flexible sensor hardware interface module, Hall effect sensor, inductive sensor and push pull type sensor are interfaced to sensor interface model and L9966 IC. A power supply of 5 V is used to power the sensor interface block and VDD5 pin of L9966 IC. A power supply of 12 V is used to power the UBSW pin of L9966 IC. The output generated at VRS_OUT pin is in the form of digital rectangular pulses. The digital pulses are fed into microcontroller and microcontroller generates an alarm signal for actuator and there by terminating the process.

5.8 Summary

This chapter presents the simulation of Hall sensor interfacing, Inductive Sensor interfacing and Push Pull type Sensor interfacing to a sensor interface block and flex input L9966 IC using Pspice simulation tool and hardware circuit for the proposed simulation circuit was constructed.



CHAPTER 6

RESULTS AND DISCUSSIONS

A simulation result helps to analyze the performance of flexible sensor interfacing circuit. The result is verified and validated using Monte Carlo and Sensitivity Analysis. The simulation analysis is used to implement the hardware. This chapter consists of detailed results of the simulation and Monte Carlo simulated result and result obtained from Sensitivity Analysis and hardware results of the project.

6.1 Simulation

Hall Effect Sensor Interfacing circuit, Inductive Sensor Interfacing circuit and Push Pull type Sensor Interfacing circuit are simulated. Simulation is done in Pspice. Monte Carlo and Sensitivity Analysis are used for validation of the designed circuit. Thewaveforms of VRSP, VRSN and VRS_OUT are computed and analysed.

6.2 Simulation results of Hall Effect Sensor Interfacing

Simulation results of Positive variable reluctance sensor input (VRSP), Negative variable reluctance sensor input (VRSN) and Output voltage (VRS_OUT), Monte Carlo on Pulse width measurement of output voltage and application of Sensitivity Analysis on output voltage is presented.

6.3 Hall Sensor Interfacing

The waveforms of VRSP, VRSN and VRS_OUT are shown in Fig 6.1. In VRSP and VRSN waveforms, the signal charges to 6uA pull up and discharges to 6uA pull down and both the waveforms are triangular in nature. The signals VRSP and VRSN are compared with the reference signal, there by rectangular digital pulses are generated at VRS_OUT pin. The average output voltage obtained was 3.3 V.



Fig 6.1 Waveforms of Hall Sensor Interfacing Circuit

6.3.1 Monte Carlo Result

Various factors such as resistance positive or negative temperature coefficient, thermal conditions such as soldering or extended high or low-temperature, operating conditions such as humidity, pressure, and exposure to vibration or shock will affect the tolerance value of resistors and hence the tolerance value of resistors is set as +3.5% and -3.5%. Various factors such as capacitor ageing rate, ESD/EMI protection tolerance, conductive tolerance will affect the tolerance value of capacitors and hence the tolerance value of capacitors is set as +20% and -20%. The Histogram view of Monte Carlo Run for 1000 test cases is shown in Fig 6.2.



Fig 6.2 Monte Carlo Histogram distribution for pulse width measurement

The Hall sensor measures the speed of the crank wheel. The measured pulse width from Monte Carlo histogram is a measure of engine rpm (crank speed). The histogram indicates the boundary values. The measured engine speed lies between minimum and maximum value. From histogram distribution, it can be understood that the average pulse width is 40.91 usec which implies that average rpm of the engine would be equivalent to 40.91 usec. The pulse width is also a measure of life cycle of engine rpm. The measured 3 sigma value indicates that 99.7% of the values will lie within three standard deviations from the average pulse width value which means that for all 1000 runs, the resulted output is 99.7% accurate under this region.

6.3.2 Sensitivity Analysis Result

Sensitivity Analysis tool examines how much each component affects circuit behaviour by itself and in comparison to the other components. Fig 6.3 and Fig 6.4 show the process of generating the values for Sensitivity Analysis of Hall Sensor interfacing. Fig 6.5, Fig 6.7, Fig 6.10 show that the components CSTvrsn, Cvrsn and RIN1 have perfectly negative correlationship with respect to variation in output voltage. Fig 6.8 and Fig 6.13 show that the components Cvrsp and Rpu have low negative correlation with respect to variation in output voltage. Fig 6.6, Fig 6.9, Fig 6.15, Fig 6.16 show that the components CSTvrsp, Cvrspn, Rsrlo2, Rsrup1 have perfectly positive correlationship with respect to variation in output voltage. Fig 6.14 and Fig 6.17 shows that Rsrlo1 and Rsrup2 have high positive correlationship with respect to variation in output voltage. Fig 6.11 shows that Radi has low positive correlationship with respect to variation in output voltage. Fig 6.12 indcates that the component Rpd has no correlation with respect to output voltage. Fig 6.18 gives an instance of tornado plot representing the percentage contribution of each component to output voltage measured in terms of regression, standardized regression and partial correlation. Fig 6.19 represents the numerical data generated showing the sensitivity of each component to the output voltage measured interms of linear correlation, linear standardized regression, linear partial correlation.

Design, Development and Validation of a Flexible Sensor Interface Module for Engine Control Unit 2021-22



| CSTvrsn | CSTvrsp | Cvrsn | Cvrsp | Cvrspn | RIN1 | Radj | Rpd | Rpu | RsrIo1 | Rsrlo2 | Rsrup1 | Rsrup2 | VRS_OUT |
|------------|------------|------------|------------|------------|------------|------------|------------|------------|------------|------------|------------|------------|---------|
| 4.5655e-09 | 4.9983e-09 | 4.2043e-10 | 4.4461e-10 | 9.6047e-10 | 3.2690e+04 | 2.7619e+04 | 9.3978e+03 | 1.0712e+04 | 4.8317e+04 | 8.7272e+04 | 4.5138e+04 | 8.1762e+04 | 3.2967 |
| 4.4711e-09 | 4.6116e-09 | 5.0958e-10 | 4.4872e-10 | 1.0935e-09 | 3.0165e+04 | 2.6509e+04 | 9.2419e+03 | 9.9432e+03 | 4.1752e+04 | 8.5866e+04 | 4.7525e+04 | 8.1304e+04 | 3.2967 |
| 5.2737e-09 | 4.7230e-09 | 4.8893e-10 | 5.0332e-10 | 9.2216e-10 | 2.8276e+04 | 2.6386e+04 | 1.0748e+04 | 8.9497e+03 | 4.8560e+04 | 8.3823e+04 | 4.6600e+04 | 8.0989e+04 | 3.2967 |
| 5.0298e-09 | 4.5581e-09 | 4.6084e-10 | 4.5843e-10 | 9.6113e-10 | 3.4453e+04 | 2.5365e+04 | 1.0155e+04 | 1.0127e+04 | 4.6381e+04 | 8.5808e+04 | 4.4192e+04 | 7.8196e+04 | 3.2967 |
| 5.3502e-09 | 4.8891e-09 | 4.4662e-10 | 4.3460e-10 | 9.8921e-10 | 3.1010e+04 | 2.7455e+04 | 1.0006e+04 | 9.9737e+03 | 4.9543e+04 | 8.9896e+04 | 4.6107e+04 | 8.4114e+04 | 3.2967 |
| 5.0271e-09 | 4.7795e-09 | 5.1466e-10 | 4.5315e-10 | 9.8607e-10 | 3.2977e+04 | 2.6552e+04 | 9.0188e+03 | 1.0357e+04 | 5.0093e+04 | 8.6211e+04 | 4.6555e+04 | 7.7647e+04 | 3.2967 |
| 4.6793e-09 | 5.0462e-09 | 4.4473e-10 | 4.5609e-10 | 1.0677e-09 | 3.4564e+04 | 2.4674e+04 | 1.0379e+04 | 9.2701e+03 | 4.9099e+04 | 7.6377e+04 | 4.5748e+04 | 7.8645e+04 | 3.2967 |
| 5.0483e-09 | 4.9552e-09 | 4.8731e-10 | 4.3147e-10 | 1.0030e-09 | 2.9471e+04 | 2.4685e+04 | 9.9924e+03 | 8.3580e+03 | 4.2518e+04 | 8.4624e+04 | 4.6690e+04 | 8.3352e+04 | 3.2967 |
| 4.9909e-09 | 3.8761e-09 | 5.1489e-10 | 4.6288e-10 | 1.0878e-09 | 2.9973e+04 | 2.2938e+04 | 9.2180e+03 | 9.6786e+03 | 4.1889e+04 | 7.9124e+04 | 5.0442e+04 | 8.0718e+04 | 3.2967 |
| 4.6045e-09 | 4.4561e-09 | 4.8994e-10 | 3.9625e-10 | 1.0736e-09 | 3.0684e+04 | 2.3369e+04 | 9.9911e+03 | 1.0380e+04 | 4.8747e+04 | 8.0379e+04 | 4.8070e+04 | 8.8383e+04 | 3.2967 |
| 4.9791e-09 | 4.7978e-09 | 4.5196e-10 | 4.5690e-10 | 9.7249e-10 | 3.2248e+04 | 2.3539e+04 | 8.6488e+03 | 9.3350e+03 | 4.6258e+04 | 8.6390e+04 | 4.8975e+04 | 8.1355e+04 | 3.2967 |
| 4.3946e-09 | 4.5469e-09 | 4.9105e-10 | 4.7953e-10 | 1.0106e-09 | 3.2332e+04 | 2.6974e+04 | 9.7725e+03 | 1.0829e+04 | 4.4345e+04 | 8.0011e+04 | 4.4702e+04 | 7.2473e+04 | 3.2967 |
| 4.7788e-09 | 4.6458e-09 | 4.3539e-10 | 4.4964e-10 | 1.0077e-09 | 2.8763e+04 | 2.6750e+04 | 9.0189e+03 | 1.0698e+04 | 4.5962e+04 | 8.4328e+04 | 4.5154e+04 | 8.1581e+04 | 3.2967 |
| 4.3845e-09 | 4.7888e-09 | 4.6436e-10 | 4.7742e-10 | 1.1159e-09 | 3.2780e+04 | 2.5639e+04 | 1.0088e+04 | 8.2061e+03 | 4.6986e+04 | 8.3522e+04 | 4.7810e+04 | 8.6591e+04 | 3.2967 |
| 4.6665e-09 | 4.3919e-09 | 5.1893e-10 | 4.5770e-10 | 1.0162e-09 | 3.2346e+04 | 2.4212e+04 | 1.0001e+04 | 9.8302e+03 | 4.9375e+04 | 8.5363e+04 | 4.5379e+04 | 7.5351e+04 | 3.2967 |
| 4.8705e-09 | 4.9859e-09 | 4.6945e-10 | 5.2516e-10 | 1.0231e-09 | 3.1680e+04 | 2.5034e+04 | 1.1216e+04 | 9.4176e+03 | 4.9479e+04 | 8.4487e+04 | 5.3524e+04 | 8.3523e+04 | 3.2967 |
| 4.5380e-09 | 4.6104e-09 | 5.1557e-10 | 4.8374e-10 | 1.0591e-09 | 3.4352e+04 | 2.5074e+04 | 9.4252e+03 | 1.0089e+04 | 4.8627e+04 | 7.8941e+04 | 4.5089e+04 | 7.9576e+04 | 3.2967 |
| 4.6173e-09 | 5.3467e-09 | 4.6025e-10 | 4.4709e-10 | 1.1812e-09 | 3.2267e+04 | 2.5632e+04 | 9.3704e+03 | 1.0047e+04 | 4.7815e+04 | 7.9238e+04 | 4.4242e+04 | 8.6620e+04 | 3.2967 |
| 4.4896e-09 | 4.7522e-09 | 4.6530e-10 | 4.9565e-10 | 9.7048e-10 | 3.1904e+04 | 2.4809e+04 | 1.1091e+04 | 1.0027e+04 | 4.4777e+04 | 7.4342e+04 | 4.7523e+04 | 7.9709e+04 | 3.2967 |
| 4.8303e-09 | 4.3998e-09 | 5.4174e-10 | 4.8051e-10 | 9.7466e-10 | 3.2048e+04 | 2.5640e+04 | 9.5605e+03 | 9.8803e+03 | 4.4710e+04 | 6.8110e+04 | 4.2580e+04 | 7.9609e+04 | 3.2967 |

Fig 6.4 Generation of Values for Sensitivity Analysis



M.Tech, 4thsem (Power Electronics), EEE Dept., RVCE, Bengaluru.



Fig 6.11 Radj vs VRS_OUT

Fig 6.12 Rpd vs VRS_OUT





Fig 6.18 Components influence on Output Voltage

| | | | I STATUTE I |
|--|---|--|---|
| Analysis Result | : StatsResult | Analysis Result : StatsResult | Analysis Result : StatsResult |
| Select result ty | pe: Linear Correlation 🔹 | Select result type: Linear Standardized Regression | Select result type: Linear Partial Correlation |
| 13×1 <a hre<="" td=""><td>f="matlab:helpPopup table" style="font-weight:bold">table</td> | f="matlab:helpPopup table" style="font-weight:bold">table | 13*1 table | <pre>//a> 13×1 table</pre> |
| | VRS_OUT | VRS_OUT | VRS_OUT |
| CSTvrsn CSTvrsp Cvrsn Cvrsp RIN1 Radj Rpd Rpu Rsrlo1 Rsrlo2 Rsrup1 Rsrup2 | -0.22331 0.32823 -0.27853 -0.082945 0.26031 -0.22083 0.048354 -0.0090981 -0.061913 0.17457 0.33723 0.4218 0.18499 | CSTvrsn 0 CSTvrsp 0 Cvrsn 0 Cvrsp 0 Cvrspn 0 Cvrspn 0 Cvrspn 0 RiN1 -0.17977 Radj 0.21943 Rpd -0.21879 Rpu -0.041926 Rsrlo1 0.28289 Rsrlo2 0.0041805 Rsrup1 0.53811 Barra -0.054 | CSTvrsn -0.52658 CSTvrsp 0.39555 Cvrsn -0.16909 Cvrsp -0.40377 Cvrspn 0.19842 RINI -0.61896 Radj -0.10228 Rpd -0.31404 Rpu -0.085066 Rsrlo1 0.46976 Rsrlo2 -0.15741 Rsrup1 0.4915 Rsrup2 -0.49462 |
| | | KSTUP2 -0.0454 | |

Fig 6.19 Statistical Data for Sensitivity Analysis

6.4 Inductive Sensor Interfacing

The waveforms of VRSP, VRSN and VRS_OUT are shown in Fig 6.20. In VRSP and VRSN waveforms, the current source is charged to 6uA pull up and discharges to 6uA pull down and both the waveforms are sinusoidal in nature. The signals VRSP and VRSN are compared with the reference signal, there by rectangular digital pulses are generated at VRS_OUT pin. The average output voltage obtained is 3.3 V.



Fig 6.20 Waveforms of Inductive Sensor Interfacing

6.4.1 Monte Carlo Result

The Inductive sensor measures the speed of the camshaft. The measured pulse width from Monte Carlo histogram is a measure of camshaft speed. The histogram indicates the boundary values. The measured engine speed lies between minimum and maximum value. From histogram distribution, it can be understood that the average pulse width is 84.26*10^(-8) sec which implies that average rpm of the camshaft would be equivalent to 84.26*10^(-8) sec. The pulse width is also a measure of life cycle of camshaft rpm. The measured 3 sigma value indicates that 99.7% of the values will lie within three standard deviations from the average pulse width value which means that for all 1000 runs, the resulted output is 99.7% accurate. The Histogram view for Monte Carlo run of 1000 runs is shown in Fig 6.21.





6.4.2 Sensitivity Analysis Result

Fig 6.22 and Fig 6.23 show the process of generating the values for Sensitivity Analysis of Inductive Sensor interfacing. Fig 6.30, Fig 6.31, Fig 6.34 and Fig 6.35 show that the components Radj, Rpd, Rsrlo2 and Rsrup2 have perfectly negative correlationship with respect to variation in output voltage. Fig 6.24 and Fig 6.29 show that the components CSTvrsn and RIN1 have high negative correlation with respect to variation in output voltage. Fig 6.35 shows that the component Rsrup1 has perfectly positive correlationship with respect to variation in output voltage. Fig 6.26 show that CSTvrsp and Cvrsn have high positive correlation with respect to variation in output voltage. Fig 6.25, Fig 6.26 show that CSTvrsp and Cvrsn have high positive correlation with respect to variation in output voltage. Fig 6.27, Fig 6.28, Fig 6.33 show that the components Cvrsp, Cvrspn, Rsrlo1 have low positive correlationship with respect to variation in output voltage. Fig 6.37

gives an instance of tornado plot representing the percentage contribution of each component to output voltage measured in terms of regression, standardized regression and partial correlation. Fig 6.38 represents the numerical data generated showing the sensitivity of each component to the output voltage measured interms of linear correlation, linear standardized regression, linear partial correlation.

| Number of Samples: | 20 | | | | |
|----------------------|-------------------------------|---------------------------|-------------------|-------------------|-------------------------------|
| Overwrite previous | s values in parameter set wh | en generating new values | | | |
| O Append to previou | us values in parameter set wi | nen generating new values | | | |
| | | | | | |
| Sampling Method: | Random ~ | | | | |
| | | | | | |
| Parameter | Distribution | | | | Cross-Correlated |
| CSTvrsn | Normal 🔻 | mu: 4.7e-09 | sigma: 2.71354626 | | <u> </u> |
| CSTvrsp | Normal 🔻 | mu: 4.7e-09 | sigma: 2.71354626 | | |
| Cvrsn | Normal 🔻 | mu: 4.7e-10 | sigma: 2.71354626 | | |
| Cvrsp | Normal 🔻 | mu: 4.7e-10 | sigma: 2.71354626 | | □ ↓ |
| Distribution Dist. c | | | | | |
| Distribution Plot C | orrelation Matrix | | | | |
| ×10 ⁸ | Pro | bability Distribution fo | r CSTvrsn | | |
| 15 - | 1 | | 1 | - | |
| ity | | | | | |
| Su 10 - | | | \sim | | Mean: 4.7e-09 |
| | | | | Sta | andard Deviation: 2.71355e-10 |
| abili | | | | | |
| do 2 | | | | | |
| | | | | | |
| 0 | 4.2 4.4 | 4.6 4.8 | 5 52 | | |
| | | CSTvrsn | 0.2 | ×10 ⁻⁹ | |
| | | | | | |

Fig 6.22 Sensitivity Analysis for Inductive Sensor Interfacing

Design, Development and Validation of a Flexible Sensor Interface Module for Engine Control Unit 2021-22

| CSTvrsn | CSTvrsp | Cvrsn | Cvrsp | Cvrspn | RIN1 | Radi | Rpd | Rpu | Rsrlo1 | Rsrlo2 | Rsrup1 | Rsrup2 | VRS OUT 1 |
|------------|------------|------------|------------|------------|------------|------------|------------|------------|------------|------------|------------|------------|-----------|
| 4.9927e-09 | 4.6158e-09 | 4.5412e-10 | 4.7238e-10 | 9.6085e-10 | 2.9689e+04 | 2.8615e+04 | 1.0818e+04 | 1.0717e+04 | 4.3232e+04 | 8.0544e+04 | 4.6423e+04 | 7.7405e+04 | 3.2967 |
| 5.0216e-09 | 4.7311e-09 | 4.7424e-10 | 4.7437e-10 | 1.0543e-09 | 3.1755e+04 | 2.6874e+04 | 9.4188e+03 | 1.0676e+04 | 5.1661e+04 | 7.5489e+04 | 4.5845e+04 | 7.5638e+04 | 3.2967 |
| 4.7981e-09 | 5.1241e-09 | 4.2941e-10 | 4.4889e-10 | 1.0187e-09 | 2.7589e+04 | 2.7251e+04 | 9.9404e+03 | 9.4402e+03 | 4.4386e+04 | 8.3722e+04 | 4.1553e+04 | 8.0286e+04 | 3.2967 |
| 4.4340e-09 | 4.7977e-09 | 4.3500e-10 | 4.4200e-10 | 1.0124e-09 | 3.3524e+04 | 2.7325e+04 | 1.0575e+04 | 9.4169e+03 | 4.6365e+04 | 8.6596e+04 | 4.7089e+04 | 8.5637e+04 | 3.2967 |
| 5.2415e-09 | 5.0339e-09 | 4.5358e-10 | 4.6151e-10 | 9.7148e-10 | 2.8942e+04 | 2.4165e+04 | 1.0030e+04 | 1.1224e+04 | 4.2913e+04 | 8.5498e+04 | 4.9877e+04 | 8.5706e+04 | 3.2967 |
| 5.2799e-09 | 4.5500e-09 | 4.6069e-10 | 4.8343e-10 | 1.0072e-09 | 3.1612e+04 | 2.8779e+04 | 9.7759e+03 | 1.0628e+04 | 4.6533e+04 | 8.0023e+04 | 4.6472e+04 | 8.1953e+04 | 3.2967 |
| 4.5731e-09 | 4.5516e-09 | 4.6596e-10 | 4.8702e-10 | 1.0235e-09 | 3.4938e+04 | 2.7328e+04 | 9.5423e+03 | 9.5907e+03 | 4.4459e+04 | 8.3435e+04 | 4.3967e+04 | 7.7478e+04 | 3.2967 |
| 4.2237e-09 | 4.1609e-09 | 4.9154e-10 | 4.5589e-10 | 9.0896e-10 | 3.0066e+04 | 2.6606e+04 | 9.8091e+03 | 9.7800e+03 | 4.3606e+04 | 7.5560e+04 | 4.6505e+04 | 8.1318e+04 | 3.2967 |
| 4.7498e-09 | 4.5892e-09 | 4.6483e-10 | 4.4667e-10 | 1.0123e-09 | 3.2381e+04 | 2.7154e+04 | 1.1310e+04 | 9.0804e+03 | 4.4484e+04 | 7.6033e+04 | 4.7156e+04 | 8.1421e+04 | 3.2967 |
| 4.9357e-09 | 4.9223e-09 | 5.1503e-10 | 4.6723e-10 | 1.0147e-09 | 3.3105e+04 | 2.4418e+04 | 9.8778e+03 | 1.0792e+04 | 4.5458e+04 | 7.7756e+04 | 4.9969e+04 | 8.4256e+04 | 3.2967 |
| 4.3464e-09 | 4.3515e-09 | 4.5324e-10 | 4.4773e-10 | 9.7335e-10 | 2.9264e+04 | 2.6972e+04 | 9.6813e+03 | 9.6129e+03 | 4.2050e+04 | 8.1496e+04 | 4.4708e+04 | 7.2577e+04 | 3.2967 |
| 4.7237e-09 | 4.1833e-09 | 4.6898e-10 | 4.1892e-10 | 9.7542e-10 | 3.0579e+04 | 2.7424e+04 | 9.7502e+03 | 9.5568e+03 | 4.9013e+04 | 7.6794e+04 | 5.0355e+04 | 7.6024e+04 | 3.2967 |
| 4.8340e-09 | 4.6347e-09 | 4.3155e-10 | 4.2104e-10 | 9.0578e-10 | 3.1620e+04 | 2.7097e+04 | 1.0066e+04 | 1.0602e+04 | 4.5843e+04 | 8.7667e+04 | 5.0177e+04 | 8.7108e+04 | 3.2967 |
| 5.0143e-09 | 4.3280e-09 | 4.8082e-10 | 4.2945e-10 | 1.0133e-09 | 3.0885e+04 | 2.3877e+04 | 1.0285e+04 | 1.0570e+04 | 4.2723e+04 | 8.4747e+04 | 4.4180e+04 | 8.3183e+04 | 3.2967 |
| 4.6642e-09 | 4.6751e-09 | 4.2068e-10 | 4.6984e-10 | 9.4995e-10 | 3.1394e+04 | 2.7619e+04 | 9.8992e+03 | 9.7653e+03 | 4.6539e+04 | 7.0246e+04 | 4.7163e+04 | 8.0991e+04 | 3.2967 |
| 5.0770e-09 | 5.1582e-09 | 4.8812e-10 | 4.4264e-10 | 1.0491e-09 | 3.1544e+04 | 2.2695e+04 | 9.8856e+03 | 9.2782e+03 | 4.7848e+04 | 8.4432e+04 | 4.5743e+04 | 8.6455e+04 | 3.2967 |
| 4.3437e-09 | 4.9082e-09 | 4.5526e-10 | 4.7976e-10 | 9.5703e-10 | 3.0948e+04 | 2.7030e+04 | 9.7943e+03 | 9.5111e+03 | 4.2381e+04 | 8.7540e+04 | 4.9126e+04 | 8.0939e+04 | 3.2967 |
| 4.8979e-09 | 4.6180e-09 | 4.6480e-10 | 4.8987e-10 | 1.0948e-09 | 3.2317e+04 | 2.6532e+04 | 9.8478e+03 | 1.0221e+04 | 4.3171e+04 | 9.0247e+04 | 4.7152e+04 | 8.2691e+04 | 3.2967 |
| 4.8072e-09 | 4.5928e-09 | 4.5128e-10 | 4.7816e-10 | 9.8207e-10 | 3.1066e+04 | 2.5124e+04 | 9.7415e+03 | 1.0281e+04 | 5.1083e+04 | 9.0352e+04 | 4.4874e+04 | 7.9090e+04 | 3.2967 |
| 4.8073e-09 | 4.9878e-09 | 4.3131e-10 | 4.8053e-10 | 9.8890e-10 | 3.0305e+04 | 2.6466e+04 | 1.0847e+04 | 1.0544e+04 | 4.0675e+04 | 8.7360e+04 | 4.7706e+04 | 8.8392e+04 | 3.2967 |











| Analysis Result : StatsResult | Analysis Result : StatsResult | Analysis Result : StatsResult |
|---|--|---|
| Select result type: Linear Correlation | Select result type: Linear Standardized Regression 🔻 | Select result type: Linear Partial Correlation |
| VR5_OUT_1 | VRS_OUT_1 | VRS_OUT_1 |
| CSTvrsn -0.1394 CSTvrsp 0.13935 Cvrsn 0.18748 Cvrsp 0.035448 Cvrspn 0.03212 RIN1 -0.036516 Radj -0.17841 Rpd -0.22138 Rpu 0.0095616 Rsrlo1 0.059071 Rsrlo2 -0.24057 Rsrup1 0.27576 Rsrup2 -0.1426 | CSTvrsn 0 CSTvrsp 0 Cvrsn 0 Cvrsp 0 Cvrsp 0 Cvrsp 0 Radj -0.044194 Radj -0.35126 Rpd -0.16578 Rpu -0.092327 Rsrlo1 -0.12932 Rsrlo2 -0.21138 Rsrup1 0.40827 Rsrup2 -0.29357 | CSTvrsn -0.40534 CSTvrsp 0.37072 Cvrsn -0.14569 Cvrsp -0.062069 Cvrspn 0.30201 RIN1 -0.16953 Radj -0.33673 Rpd -0.059015 Rpu 0.25642 Rsrlo1 0.018254 Rsrlo2 -0.37916 Rsrup1 0.47166 Rsrup2 -0.26211 |
| | | 5670 |

Fig 6.38 Statistical Data for Sensitivity Analysis

6.5 Push Pull type Sensor Interfacing

The waveforms of VRSP, VRSN and VRS_OUT are shown in Fig 6.39. In VRSP and VRSN waveforms, the current source is charged to 6uA pull up and discharges to 6uA pull down and both the waveforms are pulsating in nature. The signals VRSP and VRSN are compared with the reference signal, there by rectangular digital pulses are generated at VRS_OUT pin. The average output voltage obtained is 3.3 V.



Fig 6.39 Waveforms of Push Pull type Sensor Interfacing

6.5.1 Monte Carlo Result

The Push pull type sensor measures the analog parameter such as temperature. The histogram plot of Monte Carlo Run is shown in Fig 6.40. The measured pulse width from Monte Carlo histogram is an implication of healthiness of the sensor. The histogram indicates the boundary values. The measured temperature lies between initial and final value. From histogram distribution, it can be understood that the average pulse width is 58.07 usec which implies that average feasible temperature at which the engine would operate would be equivalent to 58.07 usec. The pulse width is also a measure of life cycle of engine. The measured 3 sigma value indicates that 99.7% of the values will lie within three standard deviations from the average pulse width value which means that for all 1000 runs, the resulted output is 99.7% accurate.



Fig 6.40 Monte Carlo Histogram distribution for pulse width measurement

6.5.2 Sensitivity Analysis Result

Fig 6.41 and Fig 6.42 show the process of generating the values for Sensitivity Analysis of Push Pull type Sensor interfacing. Fig 6.49, Fig 6.51 show that the components Cvrspn, Rsrlo2 have perfectly negative correlationship with respect to variation in output voltage. Fig 6.49 and Fig 6.51 show that the components Radj and Rpu have high negative correlation with respect to variation in output voltage. Fig 6.46 show that Cvrsp has low negative correlation with respect to variation in output voltage. Fig 6.43, Fig 6.44, Fig 6.45, Fig 6.48, Fig 6.54 show that the components CSTvrsn, CSTvrsn, Cvrsn, RIN1 Rsrup1 have perfectly positive correlation with respect to variation in output voltage. Fig 6.50, Fig 6.52 indcate that the components Rpd and Rsrlo1 have low positive correlation with respect to output voltage. Fig 6.56 gives an instance of tornado plot representing the percentage contribution of each component to output voltage measured in terms of regression, standardized regression and partial correlation. Fig 6.57 represents the numerical data generated showing the sensitivity of each component to the output voltage measured interms of linear correlation, linear standardized regression, linear partial correlation.



Fig 6.41 Sensitivity Analysis for Push Pull type Sensor Interfacing

| CSTvrsn | CSTvrsp | Cvrsn | Cvrsp | Cvrspn | RIN1 | Radj | Rpd | Rpu | Rsrlo1 | Rsrlo2 | Rsrup1 | Rsrup2 |
|------------|------------|------------|--------------------|------------|------------|------------|---------------------------|------------|------------|------------|------------|------------|
| 4.5690e-09 | 4.5020e-09 | 4.3997e-10 | 4.5824e-10 | 1.0256e-09 | 3.3359e+04 | 2.5049e+04 | 9.5495e+03 | 1.0403e+04 | 5.0564e+04 | 8.2292e+04 | 4.9923e+04 | 8.5788e+04 |
| 4.4176e-09 | 4.5638e-09 | 4.4693e-10 | 4.9249e-10 | 1.0284e-09 | 3.4042e+04 | 2.8434e+04 | 1.0556e+04 | 1.0873e+04 | 4.3120e+04 | 8.6888e+04 | 4.7082e+04 | 8.0677e+04 |
| 4.6357e-09 | 4.7288e-09 | 4.2649e-10 | 5.2325e-10 | 1.0257e-09 | 3.3315e+04 | 2.4853e+04 | 9.7452e+03 | 1.0436e+04 | 4.4511e+04 | 8.4924e+04 | 4.5878e+04 | 9.1161e+04 |
| 4.5816e-09 | 4.5794e-09 | 4.8450e-10 | 4.8257e-10 | 1.0093e-09 | 3.3986e+04 | 2.6805e+04 | 9.0436e+03 | 8.5407e+03 | 4.4095e+04 | 8.6221e+04 | 4.7625e+04 | 8.9972e+04 |
| 5.2169e-09 | 4.8455e-09 | 5.1090e-10 | 4.5223e-10 | 9.8759e-10 | 3.2754e+04 | 2.4923e+04 | 1.0106e+04 | 1.0007e+04 | 5.5858e+04 | 7.1820e+04 | 4.0651e+04 | 8.3152e+04 |
| 4.8865e-09 | 4.6458e-09 | 5.2035e-10 | 4.3891e-10 | 9.8319e-10 | 3.0880e+04 | 2.5805e+04 | 1.0403e+04 | 1.0359e+04 | 4.4174e+04 | 7.4976e+04 | 5.1402e+04 | 7.9430e+04 |
| 5.0691e-09 | 5.1307e-09 | 4.7881e-10 | 5.0269e-10 | 1.0335e-09 | 3.2163e+04 | 2.5636e+04 | 9.6996e+03 | 1.0010e+04 | 4.2837e+04 | 8.0738e+04 | 4.7156e+04 | 7.8327e+04 |
| 4.5331e-09 | 4.7615e-09 | 4.3944e-10 | 4.3987e-10 | 1.0681e-09 | 2.9841e+04 | 2.5067e+04 | 9.8366e+03 | 1.0278e+04 | 4.3001e+04 | 8.4645e+04 | 4.5106e+04 | 9.0800e+04 |
| 4.2698e-09 | 4.4336e-09 | 4.8034e-10 | 4.2511e-10 | 9.9319e-10 | 3.1516e+04 | 2.6119e+04 | 1.1805e+04 | 1.0279e+04 | 4.7709e+04 | 7.1125e+04 | 4.7736e+04 | 8.0277e+04 |
| 4.4499e-09 | 4.9338e-09 | 4.6802e-10 | 4.5951e-10 | 1.0666e-09 | 3.0414e+04 | 2.5446e+04 | 9.6522e+03 | 9.6070e+03 | 4.3173e+04 | 7.3710e+04 | 4.4658e+04 | 7.6734e+04 |
| 4.7107e-09 | 4.5684e-09 | 4.7237e-10 | 5.1091e-10 | 1.0108e-09 | 3.1032e+04 | 2.6248e+04 | 1.0414e+04 | 9.7059e+03 | 4.5566e+04 | 8.2856e+04 | 4.4266e+04 | 8.3358e+04 |
| 4.4288e-09 | 4.4301e-09 | 4.4190e-10 | 4.7628e-10 | 1.0334e-09 | 2.9304e+04 | 2.6350e+04 | 9.61 <mark>4</mark> 3e+03 | 1.0208e+04 | 4.6912e+04 | 8.4010e+04 | 4.6744e+04 | 8.4923e+04 |
| 5.0181e-09 | 4.6599e-09 | 4.3225e-10 | 4.5423e-10 | 9.4910e-10 | 3.0816e+04 | 2.4064e+04 | 1.0643e+04 | 1.0130e+04 | 4.8132e+04 | 7.9609e+04 | 4.8412e+04 | 7.8046e+04 |
| 4.8248e-09 | 4.2270e-09 | 4.5974e-10 | 4.7466e-10 | 1.0239e-09 | 2.7502e+04 | 2.4862e+04 | 1.0186e+04 | 1.0984e+04 | 4.9719e+04 | 8.2036e+04 | 4.7509e+04 | 8.0607e+04 |
| 5.2872e-09 | 4.8473e-09 | 4.7659e-10 | 4.6669e-10 | 8.4408e-10 | 3.1114e+04 | 2.3540e+04 | 1.0769e+04 | 1.0935e+04 | 4.4621e+04 | 8.5911e+04 | 4.7723e+04 | 8.6686e+04 |
| 4.9190e-09 | 4.8733e-09 | 4.2433e-10 | 4.6781e-10 | 1.0415e-09 | 3.0732e+04 | 2.6468e+04 | 9.5919e+03 | 1.0053e+04 | 4.7006e+04 | 8.8936e+04 | 5.4758e+04 | 8.2391e+04 |
| 4.8067e-09 | 4.8927e-09 | 4.9541e-10 | 4.1807e-10 | 8.8560e-10 | 3.4180e+04 | 2.6987e+04 | 9.6898e+03 | 1.0919e+04 | 4.7870e+04 | 8.6626e+04 | 4.7058e+04 | 8.8617e+04 |
| 4.7134e-09 | 4.8357e-09 | 4.6753e-10 | 4.8707e-10 | 1.0427e-09 | 2.9441e+04 | 2.7927e+04 | 1.0786e+04 | 1.0289e+04 | 4.6101e+04 | 8.6031e+04 | 4.7256e+04 | 8.5253e+04 |
| 4.6179e-09 | 4.8379e-09 | 4.2294e-10 | 4.6121e-10 | 1.1095e-09 | 3.1133e+04 | 2.7352e+04 | 1.0623e+04 | 1.0066e+04 | 4.5256e+04 | 9.3161e+04 | 4.3357e+04 | 9.1925e+04 |
| 5.1046e-09 | 4.6516e-09 | 4.4101e-10 | 4 .8701e-10 | 1.0315e-09 | 2.8904e+04 | 2.6539e+04 | 1.0454e+04 | 9.9650e+03 | 4.0540e+04 | 8.7533e+04 | 4.5299e+04 | 8.7922e+04 |

Fig 6.42 Generation of values for Push Pull type Sensor Interfacing









Fig 6.55 Rsrup2 vs VRS_OUT_2



Fig 6.56 Components influence on Output Voltage

| alact regult type: Linear C | orrelation 💌 | | | | | | | | |
|---|--|--|--|--|---|--|---------------|---------------|--|
| elect result type: Linear C | | Select result typ | e: Linear Standardized Regression 🔻 | | Select result ty | pe: Linear Partial Correl | ation | ▼ | |
| 13×1 <a href="matlab:he</td><td>lpPopup table" style="font-weight:bold">table | 13×1 <a href="</td"><td>="matlab:helpPopup table" style="font-weight</td><td>::bold">tab</td><td>13×1 <a href<="" td=""><td>f="matlab:helpPopup tab</td><td>)le" style=</td><td>="font-weight</td><td>t:bold">table</td></td> | ="matlab:helpPopup table" style="font-weight | ::bold">tab | 13×1 <a href<="" td=""><td>f="matlab:helpPopup tab</td><td>)le" style=</td><td>="font-weight</td><td>t:bold">table</td> | f="matlab:helpPopup tab |)le" style= | ="font-weight | t:bold">table | |
| | | | VR5_0UT_1 | | | VRS_OUT_1 | | | |
| CSTvrsn 0.22335 CSTvrsp 0.41546 Cvrsn 0.32186 Cvrsp -0.039453 Cvrspn -0.31842 RMI 0.45428 Radj -0.095914 Rpd 0.056904 Rpu -0.16085 Rsrlo1 -0.15535 Rsrlo2 -0.27235 Rsrup1 0.15032 Rsrup2 -0.14083 | | CSTvrsn CSTvrsp Cvrsp Cvrsp RIN1 Radj Rpd Rpu Rsrlo1 Rsrlo2 Rsrup1 Rsrup2 | 0 0 0 0 0.56759 -0.19252 0.23667 -0.15338 -0.3461 -0.32776 0.2286 0.050328 | | CSTvrsn CSTvrsp Cvrsp Cvrspn RIN1 Radj Rpd Rpu Rsrlo1 Rsrlo2 Rsrup1 Rsrup2 | 0.289 0.2456 -0.24931 0.16311 0.0030182 0.49345 0.038284 0.27367 -0.15173 -0.40742 -0.45289 0.3976 0.22458 | | | |
| | | | and the second sec | | | | | | |

Fig 6.57 Statistical Data for Sensitivity Analysis

6.5 Hardware Implementation Results

The setup for hardware implementation is shown in Fig 6.58.



Fig 6.58 Hardware Implementation and Testing

6.7 Hall Effect Sensor Interfacing

The results for Hall Sensor Interfacing shown in Fig 6.59. The waveform in pink color indicates VRSP signal and the waveform in blue color indicates VRSN signal. The waveform in green color indicates VRS_OUT signal. The generated VRS_OUT signal is in the form of digital rectangular pulses. The average output voltage value obtained is 5 V. The waveforms are observed using digital storage oscilloscope.



Fig 6.59 Results for Hall Sensor Interfacing

6.8 Inductive Sensor Interfacing

The results for Inductive Sensor Interfacing is shown in Fig 6.60. The inductive sensor is modelled as two sinusoidal AC voltage sources are connected in parallel and are 180 degree out of phase with each other and in synchronism with each other. The waveform in pink color indicates VRSP signal and the waveform in blue color indicates VRSN signal. The waveform in green color indicates VRS_OUT signal. The generated VRS_OUT signal is in the form of digital rectangular pulses. The average output voltage value obtained is 5 V. The waveforms are observed using digital storage oscilloscope.



Fig 6.60 Results for Inductive Sensor Interfacing

6.8 Push Pull type Sensor Interfacing

The results for Push Pull type Sensor Interfacing is shown in Fig 6.63. The Push Pull type sensor is modelled as 555 timer is shown in Fig 6.61 operated in astable mode to produce push pull oscillations. The capacitor charging and discharging process and push pull oscillations generated using 555 timer is shown in Fig 6.62. The waveform in pink color indicates VRSP signal and the waveform in blue color indicates VRSN signal. The waveform in green color indicates VRS_OUT signal. The generated VRS_OUT signal is in the form of digital rectangular pulses. The average output voltage value obtained is 5 V. The waveforms are observed using digital storage oscilloscope.



Fig 6.61 Astable multivibrator as Push Pull sensor

| Table 0.1 Faranceers of 555 timer modelied as I ush I un type school | | | | | | | |
|--|----------|--|--|--|--|--|--|
| Parameters | Values | | | | | | |
| R1-Charging Resistor | 39kohm | | | | | | |
| R2-Discharging Resistor | 39kohm | | | | | | |
| C1-Capacitor | 0.01uF | | | | | | |
| TON(Turn on time)=0.693*(R1+R2)*C1 | 0.54msec | | | | | | |
| TOFF(Turn off time)=0.693*R2*C1 | 0.27msec | | | | | | |
| F(Frequency)=1/(TON+TOFFF) | 1.2 kHz | | | | | | |

Table 6.1 Parameters of 555 timer modelled as Push Pull type sensor



Fig 6.63 Results for Push Pull type Sensor Interfacing

-990.0 ml

210.0 m

-3.7900 V

6.9 Summary

This chapter includes the simulation results of Hall sensor interfacing, Inductive sensor interfacing and Push Pull type sensor interfacing, results of monte carlo and sensitivity analysis. The chapter also included Hardware implementation results of Hall sensor interfacing, Inductive sensor interfacing and Push Pull type sensor interfacing.


CHAPTER 7

CONCLUSION AND FUTURE SCOPE

Complexity of SoC (System on a Chip) design, especially in sensor conditioning applications is dramatically increased over the last years while time-to-market requirements showed a decrement trend. Cost reduction and performance enhancement of electronic and electromechanical sensors (MEMS) are pushing the demand for the introduction of new electronic applications to increase car safety (airbag, ABS, ESP, etc.) and comfort levels (Assisted Guidance, Cruise Control, etc). Simultaneously as sensors become more sophisticated, according to market requirements, they need more accurate, specific and complex sensing elements. In this work, a flexible sensor interface block inverter was designed for sensor interfacing and signal conditioning. The Hall Effect Sensor, Inductive Sensor, Push Pull type sensor are tested for the functionality. The sensor functionality testing was performed using Pspice tool. The experimentally obtained parameters such as VRSP, VRSN, VRS_OUT for each sensor interfacing were analysed. The Monte Carlo simulation and Sensitivity Analysis technique were implemented for validation and verification of the developed simulated circuit. using Pspice. After validation same circuit was implemented in hardware. The simulated results and hardware results were compatible.

7.1 Conclusion

The flexible sensor interfacing circuit was designed for functionality testing and signal conditioning and was simulated in Pspice and hardware implementation was carried out for the same. The major conclusions from the work are,

- The designed circuit comprised of sensor block, sensor interface block and flex input L9966 IC. The sensor block consisted of Hall Effect sensor, Inductive sensor and Push pull type sensor. Each sensor was interfaced to sensor interface block and L9966 IC.
- The L9966 was able to condition all the three sensors to its input terminals resulting in digital rectangular pulses.
- The average output voltage obtained for Hall sensor, Inductive sensor, Push Pull type sensor interfacing using Pspice Simulation was 3.3 V.
- Without modifying sensor interface, flex input L9966 IC was able to convert any signal into rectangular pulses, resulting in increased flexibility. The increased flexibility resulted in variant reduction and overall cost of the system.

- The developed circuit was validated using Monte Carlo Analysis and Sensitivity Analysis. The 3 sigma in Monte Carlo simulation implied that the circuit design was 99.7% accurate considering all boundary conditions and worst case conditions. The view of Sensitivity analysis gave an idea how to optimize the circuit as per the design requirements.
- The Hardware testing for designed sensor interfacing circuit was carried out.
- The average output voltage obtained during hardware testing for Hall sensor, Inductive sensor and Push Pull type sensor interfacing was 5 V.
- The single chip solution offered an advantage such that it was compatible with a wide set of sensors and helped in achieving optimal solution for a given sensor. Flex Sensor Interface occupied less area and it offered high performances dedicated to various type of sensors.

7.2 Future Scope

The scope for further improvements in the outcomes are:

- The increased flexibility nature of L9966 IC can be implemented in Electric Vehicles that can result in sustainable Green ecosystem.
- The flexibility of L9966 IC can be applied to improve the performance of self driving and autonomous driving vehicles.
- The Flex input can be a driving future of Automotive Electronics system that can result in increased safety of passengers and decreased exhaust emissions and increased fuel economy.

STI

REFERENCES

- M. De Marinis, L. Fanucci, A. Giambastiani, A. Renieri, A. Rocchi, C. Rosadini, C. Sicilia, D.Sicilia, "Sensor Platform Design for Automotive Applications," 2020 IEEE National Research Conference Pisa, Italy 2020, pp. 4659-4663.
- Xiujun Li, Meijer, G.C.M, de Boer, R Van der Lee, "A high-performance Universal Sensor Interface," M.Sensor for Industry, 2001, Proceedings of the First ISA/IEEE Conference, 5-7 Nov. 2019, pp.19 – 22.
- [3] Fanucci, Giambastiani A, Iozzi, F, Marino, Rocchi, A, "Platform based design for automotive sensor conditioning," *Design, Automation and Test in Europe, 2005. Proceedings, 2019*, Vol 3, Issue 6, pp. 186-191.
- [4] Meijer, G.C.M, Xiujun LI, "Smart sensor interface electronics," *Microelectronics*, 2019, MIEL 2019, 23rd International Conference 12-15 May 2019, Vol 1, pp. 67-74.
- [5] Jichun Zhang, Kun Zhang, Zhigang Wang, Mason A, "Universal Micro-Sensor Interface chip with network communications bus and highly programmable sensor readout," *Circuits and Systems, 2018, MWSCAS-2018, The 2018 45th Midwest Symposium, August 2018,* Vol 2, pp. 4-7.
- [6] Yong Zhang, Yikang Gu, Vlatkovic, Xiaojuan Wang, "Progress of smart sensor and smart sensor networks," Intelligent Control and Automation, 2004, WCICA 2019, Fifth World Congress, June 2004, Vol 4, pp. 3600-3606.
- [7] Laskoski G.T, Pichorim S.F, Abatti P, "Distance measurement with inductive coils," 2019 IEEE Sensors Journal, Vol. 12, No. 6, June 2019, pp. 2237-2242.
- [8] Thomas Baehren, Udo Schulz, Christian Ohl, "PSI5 in Powertrain," 2019 Int. J. Passeng. Cars Electron. Electr. Syst. 5(2), Baehren et al, Volume 5, Issue 2, 2019, pp. 501-512.
- [9] Laurent Beaurenaut, Christoph Eggiman, Ferdinand Gastinger, "Single Enable Nibble Transmission : Challenges and Solutions," 2019 IEEE National Conference, Chennai, Volume 6, Issue 3, 2019 pp. 2217-2223.
- [10] Fericean, S Droxler R, "New noncontacting inductive analog proximity and inductive linear displacement sensors for industrial automation," 2007 IEEE National Conference, Volume 7, Issue 4, pp 1538–1545.
- [11] Cardelli E, Faba A, Tissi F, "Contact-less speed probe based on eddy currents," 2019, IEEE Transaction Magazine, Vol 6, Issue 49, pp.3897–3900.
- [12] Yang, S.H, Hirata K, Ota T, Kawas Y, "Impedance linearity of contactless magnetic-type position sensor," 2019, IEEE Transaction Magazine, Vol 3, Issue 56, pp 73-80.
- [13] Md Waseem Ahmad, Nikunj Agarwal, Sandeep Anand, "Online Monitoring Technique for Aluminum Electrolytic Capacitor in Solar PV-Based DC System," *IEEE Transactions on Power Electronics, Nov 2016*, Vol. No. 63, Issue No.11, pp. 7059 – 7066.
- [14] E.G. Popkova, Y.V. Ragulina, A.V. Bogoviz, "Fundamental Differences of Transition to Industry 4.0 from

Previous Industrial Revolutions," Springer 2019, Vol 4, Issue 6, pp. 21-29.

- [15] Hector Hung and Vladislav Adzic, "Monte Carlo Simulation of Device Variations and Mismatch in Analog Integrated Circuits," 2019 National Conference on Undergraduate Research, Volume 10, Issue 8, pp 1988–1995.
- [16] Hemanshu Patel, "Reliability Evaluation of Power System using Monte carlo simulation in Pspice, "International Journal of Applied Engineering Research ISSN 0973-4562, Volume 14, pp 2252–2259.
- [17] G.Pranava, Gurram Ravindranath, "Simulink Implementation of Sensitivity Analysis of Radial Distribution Network," 2019 International Conference On Smart Technology for Smart Nation IEEE Transaction Magazine, Volume 10, Issue 56, pp 47-55.
- [18] Shuang Chen, Chang-fu Zong, "Parameter Sensitivity Analysis of Automotive Ride Comfort," 2020 IEEE Transactions on Automotive Electronics, Volume 15, pp 7059 -7066.
- [19] M. Bichurin, V. Petrov, "Modeling of Magnetoelectric Effects in Composites," Springer Series in Materials Science 2019, Vol 14, Issue 8, pp. 354-365.
- [20] I.N. Soloviev, M.I. Bichurin, and R.V. Petrov, "Magnetoelectric Magnetic Field Sensors," PIERS Proceedings, Moscow, Russia, August 19-23, 2012, pp. 1359-1362.
- [21] I.N. Solovyev, A.N. Solovyev, R.V. Petrov, M.I. Bichurin, A.N. Vuckovic, N.B. Raicevic, "Sensitivity of Magnetoelectric Current Sensor," *Proceedings of 11th International Conference on Applied Electromagnetics* - *IIEC 2018*, September 01 – 04, 2016, Nis, Serbia, pp.109-110.
- [22] Petrov, R.V.Yegerev, N.V.Semenov, Petrov, V.M.Bichurin, M.I.Aleksic, "Current sensor based on magnetoelectric effect," 18th International Symposium on Electrical Apparatus and Technologies (SIELA), 2014, 29-31 May 2014, Bourgas, Bulgaria.
- [23] Slavcho Bozhkov, Ivan Milenov, Danail Danchev, Dimitar Tokmakov and Penko Bozhkov, "Researching the signals of the automobile electromagnetic sensors," 12th International Conference on Applied Electromagnetics, PEC 2015, ISBN 978-86-6125-145-0, Nis, Serbia, 2017.
- [24] Schweitzer G, Bleuler H, Traxler A, "Active Magnetic Bearings-Basics, Properties and Application of Active Magnetic Bearings," *IEEE 15th National Conference, Switzerland, 2016*, Vol 6, Issue 9, pp. 302-310.
- [25] Zhong Jianpeng, Li Lichuan, "Fundamental and Experimental Research on A Switch-driven Eddy-current Displacement Sensor," *Chinese Journal of Scientific Instrument, 2016*, Vol Issue 11, pp. 2453-2460.
- [26] Jin Chaowu, Xu Long xiang, "Differential Transformer Displacement Sensors and Application in Active Magnetic Bearings," *Journal of Mechanical Engineering*, 2019, Vol 45, Issue 11, pp.78-84.
- [27] Wang Kun, Zhang Lisheng, Le Yun, "Optimized Differential Self-Inductance Displacement Sensor for Magnetic Bearings: Design, Analysis and Experiment," *IEEE Sensors Journal*, 2017, Vol 17 Issue 14, pp.4378-4387.

- [28] Li Guie, Ma Hongzhao, Shen jiaqi, He Fenghua, "Analysis of Detection Principle and Infl uential Factors of Eddy Current," *Chinese Journal of Sensors and Actuators*, 2009, Vol 22, Issue 11, pp.1665-1669.
- [29] Wang Xiping, Wan Jingui, "Experimental Study on Axial Suspension Bearings Non- contact Differential Inductance Displacement Sensor," *Chinese Journal of Scientific Instrument*, 2017, Vol 19, Issue 6, pp.615-619.
- [30] Quang, N.P, Dittrich, "Vector Control of Three-Phase AC Machines: System Development in the Practice," Springer: Berlin/Heidelberg, Germany, 2018, ISBN 9783540790297.
- [31] Foo G, Xinan Z, Maskell, Vilathgamuwa, "Sensorless direct torque control of interior permanent magnet synchronous motor drives using the current derivative approach,". *In Proceedings of the IEEE Symposium on Sensorless Control for Electrical Drives (SLED)*, Sydney, Australia, 7–8 June 2015, pp. 1–6.
- [32] Brunel O, Moller R, "Rotor Position Sensor for Hybrid Drives and Electric Drives New Generation Eddy Current Position Sensor," *SAE World Congress & Exhibition: Detroit, MI*, USA, 2016.
- [33] Datlinger, C.Hirz, "Investigations of rotor shaft position sensor signal processing in electric drive train systems," In Proceedings of the IEEE Transportation Electrification Conference and Expo, Asia-Pacific (ITEC Asia-Pacific), Bangkok, Thailand, 6–9 June 2018; pp. 1–5.
- [34] Passarotto, Qama G, Specogna R, "A fast and efficient simulation method for inductive position sensors design," *In Proceedings of the IEEE SENSORS, Montreal, QC, Canada*, 27–30 October 2019; pp. 1–4.
- [35] Ebbesson, C, Lund, "Rotary Position Sensors-Comparative Study of Diherent Rotary Position Sensors for Electrical Machines Used in a Hybrid Electric Vehicle Application," *Springer, Sweden, 2019*, ISBN 9783540790297.
- [36] Jogschies, Klaas D, Kruppe, R Rittinger, J Taptimthong, Wienecke A.; Rissing, Wurz, "Recent developments of magneto resistive sensors for industrial applications," *Sensors 2018*, Vol 15, pp.28665–28689.

STI







FlexInput IC for automotive applications



Features

- AEC-Q100 qualified
- 12 V and 24 V systems compatible (operating battery supply voltage 5.5 V-36 V)
- Programmable interface with 15 total inputs:
 - 12 for connection to external analog loads (with connection to VVAR, VDD5 and clamped battery VPRE, with resistance measurement)
 - 4 with also λ sensor functionality
 - 4 with also SENT functionality
 - 3 for connection to external digital switches (with connection to VPRE)
- Programmable pull-up/down current sources
- Integrated precise resistance measurements
- 12 bit ADC for voltage measurements
- 15 bit ADC for resistance measurements
- Variable reluctance sensor / Hall sensor Interface
- 1 analog output channel + 4 digital output channels
- SPI interface for device configuration and data communication
- Overtemperature protection
- Thermal resistance R_{th(j-c)} = 3 K/W

Description

The L9966 is an automotive grade IC designed to be used as sensors interface. Up to 15 channels are available for analog sensing, resistance measurement and digital sensing (e.g. temperature, lambda, pressure, position sensors).

The L9966 allows replacing a number of discrete components and it gives the possibility to change the sensors across different applications without modifying the PCB hardware.

Target applications are Engine Control Units and Body/Chassis Modules.

| Product status link | | | |
|---------------------|---------------|--|--|
| L9966 | | | |
| Product summary | | | |
| Order code | L9966CB-TR | | |
| Package | TQFP48 | | |
| Packing | Tape and reel | | |

1 Block diagram

57



Figure 1. Block diagram

2 Pin description

57



Figure 2. Pin connection diagram

GADG0401181015PS

Table 1. Pin description

| Pin-Nr. | Pin-name | Description | Pin-class ⁽¹⁾ |
|---------|----------------------|---|--------------------------|
| 1 | RR3 | Reference Pullup Resistor 3 for R-Measurement | I |
| 2 | RR2 | Reference Pullup Resistor 2 for R-Measurement | I |
| 3 | RR1 | Reference Pullup Resistor 1 for R-Measurement | I |
| 4 | R_GND ⁽²⁾ | Reference Ground for high accuracy signals | I |
| 5 | VRSP | Positive variable reluctance sensor input | А |
| 6 | VRSN | Negative variable reluctance sensor input | А |

| Pin-Nr. | Pin-name | Description | Pin-class ⁽¹⁾ | | |
|---------|------------|--|--------------------------|--|--|
| 7 | GND | Ground for supply voltage | S | | |
| 8 | VDD5REF | Positive reference to both ADC | I | | |
| 9 | AOX | Analog output for input channel x | l | | |
| 10 | VT5V | Ratiometric Voltage output VI5V | | | |
| 11 | VRS_Out | Digital Output of Variable reluctance sensor | I | | |
| 12 | VI5V | Input Voltage | I | | |
| 13 | nc | Not connected | - | | |
| 14 | VTX | Ratiometric Voltage output VIX | I | | |
| 15 | VIX | Input Voltage | I | | |
| 16 | CTRL_CFG | Input to control current source / Configuration input to select SPI Address-Mux during Reset | I | | |
| 17 | IO_13 | Flexible Input and current output 13 | D | | |
| 18 | IO_14 | Flexible Input and current output 14 | D | | |
| 19 | IO_15 | Flexible Input and current output 15 | D | | |
| 20 | IO_1 | Flexible Input and current output 1 / SENT1 | A | | |
| 21 | IO_2 | Flexible Input and current output 2 / SENT2 | A | | |
| 22 | IO_3 | Flexible Input and current output 3 / SENT3 | А | | |
| 23 | IO_4 | Flexible Input and current output 4 / SENT4 | A | | |
| 24 | nc | Not connected | - | | |
| 25 | SENT4_GTM4 | Digital Output for SENT 4 channel / GTM_TO_SENT_4 | I | | |
| 26 | SENT3_GTM3 | Digital Output for SENT 3 channel r/ GTM_TO_SENT_3 | I | | |
| 27 | SENT2_GTM2 | Digital Output for SENT 2 channel / GTM_TO_SENT_2 | I | | |
| 28 | SENT1_GTM1 | Digital Output for SENT 1 channel / GTM_TO_SENT_1 | I | | |
| 29 | INT | Interrupt (result status for controller) | I | | |
| 30 | VDD5V | 5 V Power supply | I | | |
| 31 | SYNC | Digital input to synchronize sequencer start | I | | |
| 32 | MISO | Communication interface clock for Master-IN/ Slave-OUT | I | | |
| 33 | MOSI | Communication interface for Master-OUT/ Slave-IN | I | | |
| 34 | CS | Communication interface chip select | I | | |
| 35 | SCLK | Communication interface clock | I | | |
| 36 | RST | Reset | I | | |
| 37 | nc | Not connected | - | | |
| 38 | nc | Not connected | - | | |
| 39 | IO_12 | Flexible Input and current output 12 / LAMBDA | А | | |
| 40 | IO_11 | Flexible Input and current output 11 / LAMBDA | А | | |
| 41 | IO_10 | Flexible Input and current output 10 / LAMBDA | А | | |
| 42 | IO_9 | Flexible Input and current output 9 / LAMBDA | А | | |
| 43 | IO_8 | Flexible Input and current output 8 | А | | |
| 44 | IO_7 | Flexible Input and current output 7 | А | | |
| 45 | IO_6 | Flexible Input and current output 6 | А | | |
| 46 | IO_5 | Flexible Input and current output 5 | А | | |

| Pin-Nr. | Pin-name | Description | Pin-class ⁽¹⁾ |
|---------|----------|--------------------|--------------------------|
| 47 | WAKE | Output for wake-up | I |
| 48 | UBSW | Battery supply | S |

1. see Pin-class legend:

Pin-class legend:

- I: ECU Internal Pins: connection to other electrical components on the ECU (Local pins).
- S: Supply Pins: connection to supply sources with protected battery supply (Local pins except UBSW that is a global pin).
- A: Analog Inputs: connection to external ECU pins (Global pin).
- D: Digital Inputs: connection to external ECU pins (Global pin).

^{2.} R_GND is the ground reference for ADC1, ADC2, VDD5REF voltage divider, input channel voltage dividers. In case R_GND connection to ground on the PCB is lost, R_GND is referenced one diode voltage drop above GND.

3 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK[®] packages, depending on their level of environmental compliance. ECOPACK[®] specifications, grade definitions and product status are available at: www.st.com. ECOPACK[®] is an ST trademark.

3.1 TQFP48 (7x7x1 mm exposed pad down) package information



Figure 3. TQFP48 (7x7x1 mm exposed pad down) package outline

| Symbol | Dimensions | | | Noto |
|--------|------------|------------------------|------|-------|
| | Min. | Тур. | Max. | Note |
| θ | 0° | 3.5° | 7° | |
| θ1 | 0° | - | - | |
| θ2 | 11° | 12° | 13° | |
| θ3 | 11° | 12° | 13° | |
| А | - | - | 1.20 | 15 |
| A1 | 0.05 | - | 0.15 | 12 |
| A2 | 0.95 | 1.00 | 1.05 | 15 |
| b | 0.17 | 0.22 | 0.27 | 9, 11 |
| b1 | 0.17 | 0.20 | 0.23 | 11 |
| С | 0.09 | - | 0.20 | 11 |
| c1 | 0.09 | - | 0.16 | 11 |
| D | | 9.00 BSC | | 4 |
| D1 | | 7.00 BSC | | 2, 5 |
| D2 | - | - | 4.15 | 13 |
| D3 | 3.89 | - | - | 14 |
| е | | 0.50 BSC | | |
| E | 9.00 BSC | | | 4 |
| E1 | 7.00 BSC | | 2, 5 | |
| E2 | - | - | 4.15 | 13 |
| E3 | 3.89 | - | - | 14 |
| L | 0.45 | 0.60 | 0.75 | |
| L1 | | 1.00 REF | | |
| Ν | | 48 | | |
| R1 | 0.08 | - | - | |
| R2 | 0.08 | - | 0.20 | |
| S | 0.20 | - | - | |
| | Toleranc | e of form and position | | - |
| ааа | | 0.20 | | |
| bbb | | 0.20 | | 1 7 |
| ссс | | 0.08 | | 1, / |
| ddd | 0.08 | | | |

Table 2. TQFP48 (7x7x1 mm exp. pad down) package mechanical data

Notes:

- 1. Dimensioning and tolerancing schemes conform to ASME Y14.5M-1994.
- 2. The top package body size may be smaller than the bottom package size up to 0.15 mm.
- 3. Datum A-B and D to be determined at datum plane H.
- 4. To be determined at seating datum plane C.
- 5. Dimensions D1 and E1 do not include mold flash or protrusions. Allowable mold flash or protrusions is "0.25 mm" per side. D1 and E1 are maximum plastic body size dimensions including mold mismatch.



- 6. Details of pin 1 identifier are optional but must be located within the zone indicated.
- 7. All dimensions are in millimeters.
- 8. No intrusion allowed inwards the leads.
- 9. Dimension "b" does not include dambar protrusion. Allowable dambar protrusion shall not cause the lead width to exceed the maximum "b" dimension by more than 0.08 mm. Dambar cannot be located on the lower radius or the foot. Minimum space between protrusion and an adjacent lead is 0.07 mm for 0.4 mm and 0.5 mm pitch packages.
- 10. Exact shape of each corner is optional.
- 11. These dimensions apply to the flat section of the lead between 0.10 mm and 0.25 mm from the lead tip.
- 12. A1 is defined as the distance from the seating plane to the lowest point on the package body.
- 13. Dimensions D2 and E2 show the maximum exposed metal area on the package surface where the exposed pad is located (if present). It includes all metal protrusions from exposed pad itself.
- 14. Dimensions D3 and E3 show the minimum solderable area, defined as the portion of exposed pad which is guaranteed to be free from resin flashes/bleeds, bordered by internal edge of inner groove.
- 15. The optional exposed pad is generally coincident with the top or bottom side of the package and not allowed to protrude beyond that surface.
- 16. "N" is the number of terminal positions for the specified body size.

Revision history

Table 3. Document revision history

| Date | Version | Changes |
|-------------|---------|------------------|
| 22-Nov-2018 | 1 | Initial release. |

Contents

| 1 | Block | diagram | .2 |
|------|---------------------|--|-----|
| 2 | Pin de | escription | .3 |
| 3 | Package information | | |
| | 3.1 | TQFP48 (7x7x1 mm exposed pad down) package information | . 6 |
| Revi | sion h | listory | .9 |

IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2018 STMicroelectronics – All rights reserved



Design, Development and Validation of a Flexible Sensor Interface Module for Engine Control

Gangadhar M Akki [1RV20EPE02] M.Tech in Power Electronics, Department of Electrical and Electronics Engineering R.V College of Engineering, Bangalore - 560059, INDIA



PG Dean, Dept of Electrical and Electronics Engg, RVCE,

e-mail: srivanisg@rvce.edu.in

-1 would like to express my deepest appreciation to Bosch Global Software Technologies, Bengaluru for providing me an opportunity to carry out the project in their organization.





































анализисти станализи ста












RV Educational Institutions [®] RV College of Engineering

Autonomous Institution Affiliated to Visvesvaraya Technological University, Belagavi Approved by AICTE, New Delhi, Accredited By NAAC, Bengaluru And NBA, New Delhi Go, change the world

Major Project: Phase-II Report

on

DESIGN AND IMPLEMENTATION OF MULTIPLE OUTPUT FORWARD CONVERTER WITH VOLTAGE FEED FORWARD CONTROL FOR SPACE APPLICATION

18MPE41

Submitted by VARSHITHA R USN: 1RV20EPE17

Under the Guidance of

Dr. Hemalatha J N Associate Professor Electrical & Electronics Engg. Dept. RV College of Engineering Bengaluru – 560059 Boop<mark>endra Kuma</mark>r Singh Director Centum Electronics Limited Bengaluru – 560064

Submitted in partial fulfillment of the requirements for the award of degree of

MASTER OF TECHNOLOGY in POWER ELECTRONICS

DEPARTMENT OF ELECTRICAL AND ELECTRONICS

ENGINEERING

2021-22



RV COLLEGE OF ENGINEERING®

(Autonomous Institution Affiliated to Visvesvaraya Technological University, Belagavi)

DEPARTMENT OF ELECTRICAL AND ELECTRONICS

ENGINEERING

Bengaluru- 560059

<u>CERTIFICATE</u>

Certified that the project work titled "Design and Implementation of Multiple Output Forward Converter with Voltage Feed Forward Control for Space Application" carried out by Varshitha R, USN: 1RV20EPE17, a bonafide student, submitted in partial fulfillment for the award of Master of Technology in Power Electronics of RV College of Engineering[®], Bengaluru, affiliated to Visvesvaraya Technological University, Belagavi, during the year 2021-22. It is certified that all corrections/suggestions indicated for internal assessment have been incorporated in the report deposited in the departmental library. The project report has been approved as it satisfies the academic requirement in respect of project work prescribed for the said degree.

(11c) 8) 7/2022 f. b Dr. Hemalatha J N Dr. SG Srivani

Associate Professor, Department of EEE, RVCE, Bengaluru –59

Name of the Examiners

Head of Department, Department of EEE,

PROFCS, Biogaduru-59 Department Electrical & Electronics Engineering R.V. College of Engineering Bengaloru-360.059 Dr. K. N. Subramanya Principal,

RVCE Bengaluru 59 PRINCIPAL RV COLLEGE OF ENGINEERING BENGALURU - 560 059

Signature with Date

RV COLLEGE OF ENGINEERING®

(Autonomous Institution Affiliated to Visvesvaraya Technological University, Belagavi)

DEPARTMENT OF ELECTRICAL AND ELECTRONICS ENGINEERING

Bengaluru- 560059

DECLARATION

I, Varshitha R, student of fourth semester M. Tech in Power Electronics, Department of EEE, RV College of Engineering[®], Bengaluru, declare that the project titled "Design and Implementation of Multiple Output Forward Converter with Voltage Feed Forward Control for Space Application", has been carried out by me. It has been submitted in partial fulfilment for the award of degree in Master of Technology in Power Electronics of RV College of Engineering[®], Bengaluru, affiliated to Visvesvaraya Technological University, Belagavi, during the academic year 2021-22. The matter embodied in this report has not been submitted to any other university or institution for the award of any other degree or diploma.

18/07/2022 te of Submission. Date of

Nash Signature of the Student

Student Name: Varshitha R USN: 1RV20EPE17 Department of Electrical and Electronics Engineering RV College of Engineering[®], Bengaluru-560059



30th May 2022

TO WHOMSOEVER IT MAY CONCERN

This is to certify that Ms. Varshitha R (USN: 1RV20EPE17), student of R V College of Engineering has completed the project work entitled "Design and Implementation of Multiple output forward converter with voltage feed forward control for space application" in partial fulfilment for the award of Master of Technology in Power Electronics during the time period 2021 - 2022 under the guidance of Mr. Bhoopendra Kumar Singh (Director – Power Electronics Design).

During the period her conduct was good.

We wish her good luck and success in her future endeavors.

Thanking you, Yours faithfully, For Centum Electronics Limited

Socorrya A

Authorized Signatory

Centum Electronics Limited # 44, KHB Industrial Area, Yelahanka New Town, Bangalore - 560 106, Karnataka, India Tel +91-(0)80-4143-6000 Fax +91-(0)80-4143-6005 www.centumelectronics.com CIN - L85110KA1993PLC013869

ACKNOWLEDGEMENT

Any achievement, be it scholastic or otherwise does not depend solely on the individual efforts but on the guidance, encouragement and cooperation of intellectuals, elders and friends. A number of personalities, in their own capacities have helped me in carrying out this project titled, "Design and Implementation of Multiple Output Forward Converter with Voltage Feed Forward Control for Space Applications". I would like to take this opportunity to thank them all.

Firstly, I deeply express sincere gratitude to my guide **Dr. Hemalatha J N**, Associate Professor, Department of Electrical and Electronics Engineering, for her patience, valuable guidance, suggestions, advice and assistance throughoutthis project. she has been a constant and regular source of encouragement to me during this period.

I would like to express my thanks to **Dr. S.G Srivani**, Professor, Head of the department and Associate Dean, P.G. studies, Department of Electrical and Electronics Engineering, RVCE, Bengaluru, for her motivation and constant support throughout this project.

I owe my deepest gratitude to **Dr. K N Subramanya**, Principal, RVCE, Bengaluru, for his support towards completion of this project.

It is a genuine pleasure to express my deep sense of thanks and gratitude to **Boopendra Kumar Singh**, Director, **T.K Nagaraju**, Assistant Manager and **Nishanth B Kulkarni**, Senior Engineer, Design Team at Centum Electronica Limited, Bengaluru. Their dedication and keen interest above all overwhelming attitude to help me has been the main reason for me to be able to complete my work.

I would like to thank all the faculty members and non-teaching staff of the Department of Electrical and Electronics Engineering, RVCE for their constant support.

I am indebted to my parents for their constant support and encouragement throughout my life. I thank all my friends provided me with valuable suggestions to improve the project.

Varshitha R Power Electronics Department of Electrical and Electronics Engineering RV College of Engineering Bengaluru-59

ABSTRACT

DC-DC converters are power converters, used to provide regulated output power. Various applications like telecom, industrial, automotive, military and aerospace sectors use DC-DC converters to power up the devices. Linear Power Supplies are less efficient, complex construction, heavy size. Switched Mode power supplies has become conventional in space grade application than linear power supplies, because of higher efficiency as switching elements avoids operation in active region but operates either in saturation or cut-off region, reduces power losses. The other critical aspects are compact size, lightweight and high reliability to operate under intense temperature conditions. Forward Converter is used for safety purpose, the converter is operated with isolation. The Converter is designed to meet some basic requirements like regulated output, electricalisolation and multiple outputs.

The work was aimed at design and implementation of Multiple Output Forward Converter with Feed-Forward Control for Space Applications. Voltage feed forward mode control technique was implemented to regulate the output voltage, also used to modulate pulse width for MOSFET switch. The main specifications were, an input voltage in the range of 26 V to 45V, considered duty of cycle 0.6. The Forward Converter was designed with 250 kHz switching frequency using PWM controller IC. Converter had inherent features such as overvoltage protection, Input undervoltage protection, and external disable inherent features circuit. Under ambient temperature, the electrical test was carried out to validate the design results.

Simulation of the proposed Forward Converter was performed using LTSPICE software, the obtained simulation results were, regulated output voltages of 24V,12.7V,5.6V and 3.8V and output currents of 4.A, 0.25A, 0.1A and 1A respectively. Hardware implementation was carried out for proposed converter and tested for various input and load conditions to validate the design. Experimental results proved that the efficiency more than 80% and line and load regulations less than 1%, cross regulation less than 2%, the output voltage ripple less than 100 mVp-p for 24V and 12.7V, less than 50 mVp-p for 5.6V and 3.8V.

LIST OF PUBLICATIONS

Publication Type Publication Details

Journal

Varshitha R, Dr.Rudranna Nandihalli, T.K Nagaraju Nishanth B Kulkarni, B.K Singh, "Implementation of Multiple Output Forward Converter with Voltage Feed Forward Control for Space Application", *Journal of Emerging Technologies and Innovative Research (JETIR)*, pp 533-540 Vol No 9 Issue 6 June 2020



TABLE OF CONTENTS

| Acknowledgement | i |
|--|-----------------|
| Abstract List of Publication Table of Contents | ii iii iv |
| List of Figures | |
| | VI viii |
| | iv |
| Giussai y | IX |
| Chapter 1 | |
| Introduction | 1 |
| 1.1 Overview | 2 |
| 1.2 Specific Details | 2 |
| 1.3 Literature Review | 2 |
| 1.4 Motivation | 4 |
| 1.5 Problem statement | 4 |
| 1.6 Objectives | 4 |
| 1.7 Organization of report | 4 |
| Chapter 2 | |
| Forward Converter To <mark>pology</mark> | 6 |
| 2.1 Forward Converter Operation | 6 |
| 2.3 Control Techniques | 11 |
| 2.3.1 Voltage Mode Control | 12 |
| 2.3.2 Voltage Feed Forward Control | 13 |
| 2.4 Summary | 14 |
| Chapter 3 | |
| Methodology and Block Diagram | 15 |
| 3.1 Methodology | 15 |
| 3.2 Block Diagram | 16 |
| 3.3 Summary | 18 |

| Chapter 4 | |
|---|----------|
| Specification and Design Details | 19 |
| 4.1 Specifications | 19 |
| 4.2 Area Product Calculation of Transformer | 21 |
| 4.2.1 Selection of Number of Turns | 22 |
| 4.3 MOSFET Selection and Snubber Design | 23 |
| 4.3.1 MOSFET Selection and Loss Calculation | 23 |
| 4.3.2 Snubber Design | 24 |
| 4.4 Synchronous Buck converter | 24 |
| 4.5 Summary | 25 |
| | |
| Simulation and Hardware Implementation | 26 |
| 5.1 Simulations Analysis | 26 |
| 5.2 Hardware Implementation | 37 |
| 5.2.1 Implementation | 37 |
| 5.2.2 Tested Waveforms of Forward Converter | 39 |
| 5.3 Summary | 43 |
| | |
| Chapter 6 Results and Discussion | 44 |
| 6.1 Simulation Results | |
| 6.2 Hardware Results | 44 |
| 6.3 Summary | лт 47 |
| old Summary | 77 |
| Chapter 7 | |
| Conclusion and Future Scope | 48 |
| 7.1 Conclusion | 48 |
| 7.2Future Scope | 49 |

References

Appendix

LIST OF FIGURES

| Fig No. | Figure Name | | |
|---------|---|-----------|--|
| 2.1 | Forward Converter | | |
| 2.2 | Forward converter equivalent circuit during mode 1 | 7 | |
| 2.3 | Forward converter equivalent circuit during mode 2 | 8 | |
| 2.4 | Waveforms of a forward converter circuit. | 10 | |
| 2.5 | Block diagram of voltage mode control method. | 11 | |
| | Key waveforms during step change in Vin for voltage | mode | |
| 2.6 | control. | R 12 | |
| 2.7 | Block diagram of voltage feed forward control. | 13 | |
| • • | Key waveforms during step change in Vin for voltage | mode | |
| 2.8 | feed forward control. | 14 | |
| 3.1 | Methodology involved in developing work | 15 | |
| 3.2 | Block diagram of Multiple Output Forward Converter | 17 | |
| 5.1 | Simulation Circuit of Forward Converter. | 30 | |
| 5.2 | Simulation waveform of ramp signal voltage | 30 | |
| 5.3 | Simulation waveform of Mosfet Gate pulse | 31 | |
| 5.4 | Simulation waveform of Transformer Primary current | 31 | |
| 5.5 | Simulation waveform of Forward converter Output vo | ltage 31 | |
| 5.6 | Simulation circuit of synchronous buck converter usin | ag 32 | |
| | LT3845IC | | |
| 5.7 | Simulation waveform of Synchronous buck converter | output 32 | |
| | voltage | | |
| 5.8 | Simulation waveform of Synchronous buck converter | output | |
| | current | 33 | |
| 5.9 | Simulation circuit of LDO 1 | 33 | |
| 5.10 | Simulation waveform of LDO 1 output voltage | 34 | |
| 5.11 | Simulation circuit of LDO 2 | 34 | |
| 5.12 | Simulation waveform of LDO 2 output voltage | 34 | |

| 5.13 | Simulation circuit of LDO 3 | 35 |
|------|---|----|
| 5.14 | Simulation waveform of LDO 3 output voltage | 35 |
| 5.15 | Simulation of Sync circuit | 36 |
| 5.16 | Simulation waveform of sync circuit | 36 |
| 5.17 | Simulation circuit of overvoltage protection | 37 |
| 5.18 | Simulation waveform of overvoltage protection output voltage | 37 |
| 5.19 | Simulation circuit of input undervoltage protection circuit | 38 |
| 5.20 | Simulation waveform of input undervoltage protection output voltage | 38 |
| 5.21 | Simulation circuit of output external disable | 39 |
| 5.22 | Simulation waveform of output external disable output voltage | 39 |
| 5.23 | Hardware Layout of Forward converter (Top view) | 41 |
| 5.24 | Hardware Layout of Forward converter (Bottom view) | 41 |
| 5.25 | Output Voltage waveform 1 | 42 |
| 5.26 | Output Voltage waveform 2 | 42 |
| 5.27 | Output Voltage waveform 3 | 43 |
| 5.28 | Output Voltage waveform 4 | 43 |
| 5.29 | Ramp Voltage Waveform | 44 |
| 5.30 | Gate Pulse waveform for 26V | 44 |
| 5.31 | Gate Pulse waveform for 37V | 44 |
| 5.32 | Gate Pulse waveform for 45V | 45 |
| 5.33 | MOSFET Voltage waveform | 46 |
| 5.34 | Transformer Primary current | 46 |
| 5.35 | Synchronous buck converter Output voltage | 46 |

LIST OF TABLES

| Table No. | Table Name | Page No. |
|-----------|--|----------|
| 3.1 | Function of various blocks in the block diagram. | 18 |
| 4.1 | Specifications of Forward Converter Topology | 19 |
| 5.1 | Parameters of the Forward Converter considered for the LTSPICE simulations | 26 |
| 6.1 | Shows load regulation for different loading conditions | 44 |
| 6.2 | Shows line regulation for different input voltage ranges | 45 |
| 6.3 | Shows cross regulation for different input voltage ranges | 45 |
| 6.4 | 100% loading conditions for 26V input voltage. | 46 |
| 6.5 | 100% loading conditions for 37V input voltage. | 47 |
| 6.6 | 100% loading conditions for 45V input voltage | 47 |
| | | |

Ras

i

GLOSSARY

| CS | : | Conducted Susceptibility | |
|--------|----------|---|--|
| DFD | : | Data Flow Diagram | |
| DSO | : | Digital Storage Oscilloscope | |
| EMC | : | Electromagnetic Compatibility | |
| EMI | : | Electromagnetic Interference | |
| IC | : | Integrated Circuit | |
| LDO | : | Low Drop Out | |
| LED | : | Light Emitting Diode | |
| MOSFET | : | Metal Oxide Semiconductor Filed Effect Transistor | |
| OCP | : | Over Current Protection | |
| OPAMP | : / | Operational Amplifier | |
| OVP | 15 | Over Voltage Protection Circuit | |
| PCB | 150 | Printed Circuit Board | |
| POL | 5 | Point of Load | |
| PSM | 2 | Power System Module | |
| PWM | <u> </u> | Pulse Width Modulation | |
| RMS | : 1 | Root Mean Square | |
| SAC | 1 | Space Application Centre | |
| SMPS | : | Switched Mode Power Supplies | |
| SOA | 1 | Safe Operating Area | |
| UVL | : \ | Under Voltage Lockout | |
| UVP | : | Under Voltage Protection Circuit | |
| | | VIU!/ | |

CHAPTER 1

INTRODUCTION

Power supply unit forms an interface between power source and the electric load. The main function of the power supply unit is to modulate or convert the available electrical energy from the power supply into the form required by the load. It is quite rare that the power source directly matches the requirements of a particular load [1]. So, the power supply units find extensive applications in various industries. Input power source is either AC or DC, while the load is either a motor, an electronic equipment, or a computer [2]-[4]. The electronic devices require DC power for functioning. The electronic devices are different in nature, the requirements do not meet with a single, fixed DC power source. DC power supply unit has to be installed between the power source and the end electronic circuits, are considered as loads [5]-[8].

Switched Mode power supplies has become more conventional in space grade application than linear power supplies, because of higher efficiency as switching elements avoids operation in active region but operates either in saturation or cut-off region, reduces power losses [9]-[12]. The other critical aspects are compact size, lightweight and high reliability to operate under intense temperature conditions [13]-[15]. The main applications of SMPS are battery charging, Military, biomedical equipment and electronic devices [16]. DC-DC isolated converters are significant to obtain regulated outputs, provides electrical isolation with multiple outputs and are widely used in computer power supplies, uninterrupted power supplies and telecommunication [17]-[19].

Forward converter is most widely used for space application among DC-DC converter because of its high transformer utilization, more efficient and is often chosen for output power under 200W and voltage range of 60V-200V [20]. Power electronic circuits for deep space missions are to be designed such that they operate reliably and efficiently under extreme temperature [21]-[23]. Research and development of electronics capable low temperature operation and their utilization in space missions along with fulfilling the advanced technology requirements, also contributes towards improving circuit performance and efficiency improvement thus reducing the cost.

1.1 Overview

Power Electronic Devices are performed as connection between the sources and loads. In many of the applications DC-DC Converters are employed and stability is the main consideration. In order to maintain the system stability, Feedback of Feed Forward Voltage Mode Control is employed. Type 2 compensation network is used for the system circuit analysis. PWM Controller IC is designed with 250 kHz switching frequency. The IC is selected for better soft start, maximum control on duty. The MOSFET switch is employed with snubber circuit, in order to reduce the voltage stress on the switch.

The protection circuits are employed to protect the Forward Converter. Over Voltage Protection Circuit is designed, it includes Voltage shunt regulator TL431 IC. The IC is designed to maintain the reference voltage of 2.5 V. The signal is provided to the operational amplifier. The inverting terminal is provided with 2.5 V reference and non- inverting terminal is provided with error voltage feedback. The error voltage feedback obtained is more compared to the reference voltage, the output of the operational amplifier is high. The signal is provided to the pulse width modulation Controller IC. The controllers stop the signal to the MOSFET switch. The operation of the converter is now turned OFF.

1.2 Specific Details

Multiple Output Forward Converter with Feed Forward Control is to be design for Space Applications. The input voltage ranges from 26 V to 45 V with nominal voltage of 37V.The Duty cycle is 0.6 with switching frequency of 250 kHz reduces the size of the transformer, Filter Inductor and Filter Capacitor. The output voltages to be obtained are 24V, 12.7V, 5.6V and 3.8 V, and the respective output currents are 4.3A, 0.25A,1.0A and 0.1 A. The specification for output voltages ripple is to be less than 100mVpp for 24V and 12.7V and less than 50 mVp-p for 5.6V and 3.8V. The voltage for the Over Voltage Protection Circuit is 125% of the output voltage and for current is 150%.

1.3 Literature Review

A review is presented on various DC-DC converters such as isolated and non-isolated. In the isolated converter, forward topologies are capable of providing the improved efficiency, lower switching losses, low voltage and current stresses of the switches. Many non-isolated converters provide high voltage gain such topology provides competitive solution for different converters [1]-[3].

The miniaturization of the converter is achieved by selecting high switching frequency reduce size and mass of magnetics and output low pass filtering components. Multipleoutput converters have been widely used to obtain individual outputs. Compared with conventional separate converters, the advantage of multiple outputs is to have a lower number of active and passive components [4]-[6].

The overall efficiency of flyback converter is lower than forward converter. because of core and copper losses on magnetic components [7].

Power Amplifiers need switching power to process received radio frequency signals. Depending on rise and time of the signal processing technique of power supply, high current has to be discharged in very short time interval. In this paper, challenging aspects of designing 33Wmultiple outputs forward converter with tight load regulation and quick transient response [8]-[10].

Feed - forward method responds to control signal of the predefined and it is not depending on the load variation. It is used to reduce the sudden variations in the output voltage due to input line voltage changes and provides the better regulation and line transients [11]-[13].

Multiple-output converters have been widely used where individual outputs are required. Compared with conventional separate converters, the advantage of multiple outputs is to have a lower number of active and passive components [14]-[15].

Low drop out regulators are used as post regulators, provides constant DC output Voltage irrespective of input voltage change [16].

Forward converter has been utilized in low and medium force applications because of the cost viability, effortlessness, wide information and yield variety. Many reset methods are created to reset the transformer charging current [17]-[19].

Considering the Electromagnetic Compatibility during the initial phase of the design ensures a smooth and optimal product design. Component selection, proper design techniques for Electromagnetic interference reduction and Component placement are essential for better EMI performance of the product [20]-[21].

Snubber is non-dissipative. It is capable of resetting the transformer core along with reducing the spike across the power switch due to leakage inductance of the transformer [22].

Lossless snubber is associated across essential MOSFET for resetting of transition in off period (Toff), there by accomplishing wide scope of obligation cycle tasks. Likewise, it lessens the voltage stress forced on the MOSFET [23]-[25].

The signal processing technique of power supply, high current has to be discharged in very short time interval. In this paper, challenging aspects of designing 33W multiple outputs forward converter with tight load regulation and quick transient response [26].

1.4 Motivation

For space applications, the power density of Switched Mode power supplies is very critical as it determines the size and weight of the system. Reliability, robustness and low cost are other important factors. The switched mode DC-DC converters are most widely used power electronic circuit because of its high conversion efficiency. At high frequencies, size of transformer, filter inductor and filter capacitor are reduced considerably.

High frequency DC-DC converter is necessary in miniaturizing the power supply unit. Telecommunication modules are very sensitive to any voltage variations thus it is necessary to use switch-mode power supplies followed by post regulators in such applications.

1.5 Problem Statement

Design, Simulation and Implementation of Multiple Output Forward converter using Voltage feed forward control technique for Space application.

1.6 Objectives

The main objective of the project is to design and implement Multiple Output Forward Converter

- To design and implement 110 W Forward converter with Multiple Outputs.
- To design Voltage feed forward control technique to improve line transient performance and line regulation.
- To implement Low drop out regulators as post regulator to meet load and cross regulation.
- To implement overvoltage and undervoltage protection circuit.

1.7 Organization of Report

The project work is organized in seven chapters.

Chapter-1 consists of literature survey carried out to understand the issues in multiple output forward converters and solutions. It includes the problem definition, objectives of the project motivation behind carrying out this project and the methodology.

Chapter-2 includes basics of Forward Converter, the operation of forward converter with Feed-Forward Control and various modes of operation are discussed. Concepts of voltage mode feed forward control are discussed.

Chapter-3 consists of the proposed converter Block diagram with explanation of working and Methodology.

Chapter-4 presents the design details of forward converter and protection circuits

Chapter-5 describes simulation of Forward Converter using LTSPICE software and Hardware Implementation of the circuit.

Chapter-6 discusses the simulation and hardware of the proposed Forward Converter.

Chapter-7 includes the overall conclusion drawn from the project and the future worksthat can be carried out.

References includes the list of references referred in the successful completion of the project



CHAPTER 2

FORWARD CONVERTER TOPOLOGY

The chapter explains the Forward Converter topology principle with two modes of operation.

2.1 Forward Converter

Forward converter is an isolated version of buck converter. One of the most widely used topology for obtaining regulated dc voltage from an unregulated input. Forward converter is highly efficient and is often chosen for output power under 200W [2]. Forward converter is magnetically coupled, provides isolation between source and load.Forward transformer does not store energy hence, ferrite core is most widely used as core material, transforms energy instantly from primary to secondary winding for high power application with high voltage conversion ratio [5]. Reset winding has to be provided on the primary side to restore flux to zero value in every cycle to avoid saturation. The forward converter circuit is as shown in Figure 2.1.

Input voltage is applied to primary winding at the time switch Q is turned ON. Secondary voltage is reflected based on turns ratio. Diode D1 rectifies voltage and energy is stored in inductance L, is delivered to load during switch Q is in OFF condition. freewheeling diode D2 provides path for load current and constant voltage is maintained by output capacitance C



The Brief operation of the forward converter is as follows

Mode 1: The switch is closed and the input voltage is applied across the primary winding of the transformer. Primary current starts to flow. The equivalent circuit is as shown in Figure 2.2. Due to the dot polarity of the transformer a voltage appears across the secondary winding and energy is transferred from primary to secondary. The voltage and current at the primary and secondary are related through the turn's ratio (Ns/Np) of the transformer [3].

As the switch is closed, the diode D1 becomes forward biased and the transformer secondary voltage appears across a low pass filter constituted by L and C. The high frequency ripple is filtered by the low pass filter and the output is delivered to the load. The freewheeling diode D2 remains OFF as it is reverse biased by the positive voltage appearing across its cathode. This mode is the powering mode as the input power is transferred to the load. Because of the opposite dot polarity, diode D3 is reverse biased and remains OFF.



Figure 2.2: Forward Converter Equivalent Circuit During Mode 1

The equations governing this mode are as follows

Voltage across the primary winding Np is

$$V_p = V_{in} - V_Q \tag{2.1}$$

Voltage across the reset winding Nr is

$$V_r = \frac{N_r}{N_p} \left(V_{\rm in} - V_Q \right) \tag{2.2}$$

Voltage across the secondary winding Ns is

$$V_S = \frac{N_S}{N_p} \left(V_{in} - V_Q \right) \tag{2.3}$$

Voltage at the cathode of Diode D1 is

$$V_b = \frac{N_s}{N_p} \left(V_{in} - V_Q \right) - V_{D1}$$
(2.4)

Voltage across the Output Inductor is

$$V_{L} = \frac{N_{S}}{N_{p}} \left(V_{\text{in}} - V_{Q} \right) - V_{D1} - V_{\text{out}}$$
(2.5)

Current flowing through the output inductor

$$I_{L} = \frac{\frac{N_{S}}{N_{p}}(V_{in} - V_{Q}) - V_{D1} - V_{out}}{L} * DT$$
(2.6)

Mode 2: This is the freewheeling mode. This mode begins at the switch opens. The transformer current falls to zero. But, the filter inductor at the secondary side maintains a continuous current to the load through the freewheeling diode D2. The forward diode D1 remains OFFduring this state. Due to the opposite dot polarity of reset and primary winding, diode D3 conducts and the magnetizing current flows in the opposite direction, thus resetting the core. The equivalent circuit is as shown in Figure 2.3.



Figure 2.3: Forward converter Equivalent circuit during Mode 2

The equations governing this mode are as follows:

Voltage across the reset winding Nr is

$$V_r = -(V_{in} + V_{D3})$$
(2.7)

Voltage across the primary winding N_p is

$$V_p = \frac{N_r}{N_p} (V_{in} + V_{D3})$$
(2.8)

Voltage across the output inductor

Voltage across the secondary winding N_s is

$$V_L = -V_{Out} - V_{D2} (2.11)$$

Current flowing through the output inductor decreases

Maximum voltage that appears across the switch Q is

$$I_L = (V_{D3} - V_{Out})(1 - D)$$
(2.12)

From volt second balance, the output equation becomes

$$V_{out} = \frac{N_s}{N_P} (V_{in} - V_Q) D - V_D$$
(2.13)

Where description of the terms are:

Vin: Input Voltage

Np: Number of turns in the primary winding

Nr: Number of turns in the reset winding

Ns: Number of turns the secondary winding

VD3: Voltage drop across diode D3

D: Duty ratio

T: Time period

VD1: Voltage drop across diode D1

VQ: Voltage across the Switch Q

Vout: Output Voltage

(2.9)

(2.10)

 $V_Q = \left(1 + \frac{N_p}{N_r}\right) V_{in max}$



Figure 2.4 shows the waveforms of forward converter operating in continuous conduction mode

Figure 2.4 :waveforms of forward converter operating in continuous conduction mode.

2.3 Control Techniques

There are various control techniques available for DC-DC converters like Voltage mode control

Voltage feed forward control

2.3.1 Voltage Mode control

Figure 2.5 shows a conventional voltage mode control circuit. The circuit has a voltage divider network, an error amplifier, a PWM modulator, a constant frequency sawtooth ramp and a reference voltage. Voltage divider network is used to scale down the output voltage so that an error signal be generated using an error amplifier. This error is proportional to the error between the scaled output voltage and the reference voltage. This error signal is compared with a fixed frequency fixed slope saw tooth ramp voltage to generate the desired PWM pulses and to drive the switch. Due to the negative feedback in the loop, error amplifier output changes such that duty cycle is modulated to maintain the constant output voltage. Impedances Z1 and Z2 are used to provide a proper gain, bandwidth and frequency compensation for the loop tobe stable under all operating condition [6].



Figure 2.5: Block Diagram of Voltage Mode Control Method.

Figure 2.6 shows the transient response waveforms for the voltage mode control for a positive line voltage transient. At t=To, voltage Vin experiences a positive step change. Because of the slow response of the voltage feedback loop, the control voltage voltage error amplifier starts responding slowly after some time. The duty cycle remains unchanged in the event of sudden change in input voltage, the output voltage experiences a high voltage overshoot transient [7].

Thus, the voltage mode control technique suffers from a major drawback of slow response to input voltage transients. To fasten the response and to reduce the transient output voltage overshoot caused by the input voltage change, the duty cycle of the controller has to respond instantaneously to input voltage changes. This is accomplished by voltage feed forward control technique.





2.3.1 Voltage Feed Forward Control

The Block diagram of voltage feed forward control is demonstrated in figure 2.7. In this technique rather than fixed slant saw tooth incline, a slope to slope differs in relation to the voltage variety is utilized at the PWM Modulator input. The voltage is first detected and constricted utilizing the voltage divider comprised of Resistor R1 and R2. It is then Inverted before being brought to the input to the integrator.

Integrator is reset at the beginning of each cycle by an outside fixed recurrence clock signal [9]. Since in this control method the slant of the slope is corresponding to the ramp is proportional to the input voltage, and the output voltage of the error amplifier is compared with this ramp to generate duty cycle. Any change in the input voltage causes immediate change in the duty cycle even if the bandwidth of voltage loop is very low [10].



.Figure 2.7: Block Diagram of Voltage Feed Forward Control

After the input voltage is increased, at t=To, the slope of the ramp increases causing the duty cycle to reduce immediately so as to maintain the output voltage constant as shown in Figure 2.8. Because of this instantaneous change in duty cycle, output voltage overshoot caused because of the input step change is decreased [8]. Any increase in input causes the decrease in duty cycle such that constant volt-second product is provided to the primary of the transformer. Thus, good line regulation is achieved.

The operation of the feed forward scheme is described by following equations.

$$V_{s} = \frac{V_{in}}{K}$$
(2.14)
$$D = \frac{T_{on}}{T}$$
(2.15)

The description is as follows:

D: Duty cycle

K: Constant

Vin: Input voltage

Vs: Peak to Peak sawtooth voltage

Vc: Control voltage

Input Voltage feed forward technique provides the following advantages:

- Improved line transient performance.
- Variation of Vo from Vin dependence minimizes the error Amplifier gain requirements maintaining the adequate regulation.

- The audio susceptibility of the feed-forward method is good because of the cycle-by cycle compensation for input voltage variations.
- The constant volts-second product of the main transformer primary allows the designer to optimize the size and cost.



Figure 2.8: Key Waveforms During Step Change in Vin For Voltage Mode Feed ForwardControl.

2.3 Summary

A detailed working and analysis of Forward converter has been discussed with two modes of operation. This was followed by a brief discussion on the principle of Feed- Forward Control and voltage control.

CHAPTER 3

METHODOLGY AND BLOCK DIAGRAM

The chapter includes the brief explanation of methodology of the Forward Converter to be employed in the project. The chapter also briefly explains the working of the converter circuit and process flow for the simulation and hardware implementation and contains the description of block diagram of the project.

3.1 Methodology

The methodology involved in developing the work is as shown in Figure 3.1



Converter topology Selection:

Efficient converter topology is selected by comparing with various topologies. Theselected topology in this project is "single-switch forward converter" [3].

Design and selection of components

A forward converter with Multiple output for a wide-range of input has to be designed. The designing of forward converter involves design of transformer, selection of the switching devices, selection of secondary MOSFETS, design of filter components and design of inductor. The tools used for design is "MATHCAD", and for schematics and simulations are "ORCAD" and "LTSPICE"

• Simulation Analysis

For the Proposed Forward Converter simulation has to be carried out using LTSPICE software. The feedback is required to be provided with Type 2 Compensation circuit.

Hardware Implementation.

The assembled PCB needs to be checked and the test setup is made for the analysis and testing purposes.

• Testing and verification.

The converter needs to be analyzed and the performance of converter is tested after its implementation various input and output load conditions.

3.2 Block diagram

The 110W Multiple output DC-DC Converter is realized based on the specifications obtained by the Space Application Centre (SAC). Figure 3.2 shows the Detailed block diagram of the power supply. The power supply is provided with four Numbers of isolated outputs (24/4.3A ,12.7V/0.25A,3.8V/1.0A & 5.6V/3A) that are realized using forward followed by buck converter and low drop out regulators

Input Bus voltage (26V-45V): Range is set based on the requirements of Input under voltage protection) is connected directly to power supply through EMI filter that is designed to meet the differential mode CE and CS tests requirement. Filtered input is provided to primary side of the forward transformer; start-up circuit generates initial voltage for PWM Controller circuit of forward converter. PWM Controller turns ON and initiates gate Pulses atswitching frequency. With this switching action of MOSFET's, Input Bus voltage is applied to Forward transformer and energizes it. Feed-forward voltage topology is being used forfast response of closed loop control with change in line voltage or load.

The primary side of Forward Converter is energized, the MOSFET switch is turned ON. The primary winding is applied with supply voltage. According to the number of turns the is varied, it is regulated using the feedback circuit. On primary side of forward transformer secondary winding voltage is induced. Bias winding is used to the bias voltage to power the controller circuits. The bias winding voltage is kept higher than the start-up circuit voltage so that a PWM controller circuit starts drawing the current from the bias winding instead of the start-up circuit [15]. The bias voltage is considered for feedback for the PWM controller. Hence bias winding act as the House Keeping Bus and continue to power the PWM IC and associated ICs.



Fig 3.2 Block diagram of Multiple output forward converter

The Secondary side voltage is rectified and filtered and connected to buck converters and Low drop out regulators for generating regulated outputs.

The Functions of various blocks in block Diagram are shown in Table 3.1. Converter consists of various blocks that explain the working functions. The points are shown in table.

| Sl. No | Block | Function | | |
|--------|-------------------------|---|--|--|
| 1 | Input Filter | LC filter to filter out line transients | | |
| 2 | Current Transformer | To sense the primary current | | |
| 3 | Current Sense | Convert the sensed current to voltage to be used for short circuit protection | | |
| 4 | Turn On Circuit | ON command to turn on the converter | | |
| 5 | Turn Off Circuit | OFF command to turn off the converter | | |
| 6 | Bias Network | To power all active components in the converter | | |
| 7 | Feed Forward Network | To generate varying slope sawtooth waveform | | |
| 8 | Protection Circuits | To protect the converter from OVP, SCP and UVP | | |
| 9 | PWM Controller | To set the operating frequency and generate duty cycle | | |
| 10 | MOSFET Driver | To amplify the gate pulses to be able to drive the MOSFET | | |
| 11 | MOSFET | Main switching device | | |
| 12 | Transformer | To have isolation and multiple outputs | | |
| 13 | Low drop out Regulators | Used as Post regulators | | |
| 14 | Diode Rectifier | To rectify the output voltage | | |
| 15 | Output Filter | To filter the ripple on the output side | | |
| | 1 | TUTY | | |

Table 3.1: Functions of Various blocks in Block diagram

3.5 Summary

The chapter discussed the block diagram of the Forward Converter with Feed-Forward Control for space applications and methodology for the project.

CHAPTER 4

SPECIFICATION AND DESIGN

This chapter presents specification and design details of the Forward Converter, Area product calculation of transformer, Turns calculation, Inductance calculation.

Design is considered to achieve higher efficiency against the specification considering the other losses such as copper traces, controller circuitry losses. so that converter meets the efficiency specifications. Switching frequency is selected 250 kHz considering the switching losses, mass, size of filters and transformer design. The Specifications of the Forward Converter Topology is shown in Table 4.1.

| Input voltage | 26 <mark>V-45</mark> V |
|------------------|---|
| Topology | Forward converter |
| Multiple outputs | 1. +24V/4.3A 2. +12.7V/0.25A 3. +5.6V/0.1A 4. +3.8V/1A |
| Duty cycle | 0.6 |
| Line regulation | 1% |
| Load regulation | 1% |
| Cross regulation | 2% |
| Efficiency | 80% |

Table 4.1: Specifications of Forward Converter Topology

4.1 Specification

The specifications of the Converter are as follows, Input Voltage range is 26V to 45V and converter should switch off below 22V. There will be voltage drop in EMI/EMC filter, MOSFET, input Connector and printed circuit board traces and hence, Input voltage range for designing the converter is considered 20V to 46V.

$$V_{in(min)} = 20V$$

$$V_{in(max)} = 45V$$

$$Dmax = 0.6$$

$$T_{s} = 4 \text{ us}$$

$$Dmin = Dmax * \frac{V_{in(min)}}{V_{in(max)}} = 0.6 * (\frac{20}{45}) = 0.2609 \quad (4.1)$$

Efficiency = 0.8
• Output voltages and current

Bias winding powers the PWM controller circuit and other circuits of primary side that is also considered for feedback. Feedback does not require isolation since, it is in primary side. It also avoids the use of Optocoupler for feedback. Secondary Output voltage is regulated by using individual buck regulators or LDO

| $ \begin{array}{l} \underbrace{Output1}\\ V_{out1} = 36V\\ I_{out1} = 4.3A\\ V_{D1} = 0.6V\\ V_{TD1} = V_{D1} + V_{ID1} = 0.6\\ \underbrace{Output2}\\ V_{out2} = 14V\\ V_{out2} = 14V \end{array} $ | (4.2) |
|--|-------|
| $I_{out2} = 0.25A$ | 5. |
| $V_{D2} = 0.6V$ | 21 |
| $V_{LD2} = 0.6V$ | (4.2) |
| VTD2 = VD2 + VD2 = 1.2V | (4.5) |
| $V_{out3} = 6V$ | S |
| $I_{out3} = 0.1$ A | - |
| $V_{D3} = 0.6 V$ | |
| $V_{LD3} = 0.6 V$ | |
| $V_{TD3} = V_{D3} + V_{1D3} = 1.2V$ | (4.4) |
| Output4 | 0/ |
| $V_{out4} = 4V$ | . / |
| $I_{out4} = 1A$ | / |
| $V_{D4} = 0.6V$ | |
| $V_{LD4} = 0.6V$ | |
| $V_{TD4} = V_{D4} + V_{lD4} = 1.2V$ | (4.5) |
| $\frac{12V Filling V blas}{V blas}$ | |
| $I_{bias1} = 0.1A$ | |
| $V_{Db1} = 0.6 V$ | |
| <u>12V Buck Bias</u> | |
| V bias 2 = 12 V | |
| $I_{bias2} = 0.1 \mathrm{A}$ | |

 $V_{Db2} = 0.6 V$

 V_D is the forward voltage drop of diodes in the secondary windings. V_{LD} is the required extra voltage for the regulator except for the bias winding. Δv is the required ripple voltages.

• Output Power and flat-topped pulse current

Total output power calculation

Pout1 = Vout1 * Iout1 = 154 watts Pout1 = Vout1 * Iout1 = 3.5 watts Pout1 = Vout1 * Iout1 = 4.18 watts Pout1 = Vout1 * Iout1 = 0.616 watts Pbias1 = Vbias1 * Ibias1 = 1.2 watts Pbias2 = Vbias2 * Ibias2 = 1.2 watts

Pout1 Pout2 Pout3 Pout4 is required output power. P_{bias1} is required power for primary side PWM-ICs, OPAMP circuits etc. P_{bias2} is supply for 24V buck controller. Pout is total output power for the transformer needs to be designed.

Calculation for Flat-Topped Pulse Input Current
Input Power drawn from transformer is shown by following formula

$$P_{in} = \frac{P_{out}}{Efficiency} = V_{in(min)} * I_{pft} * D_{max}$$
(4.6)
$$I_{pft} = \frac{P_{out} + P_{bias}}{Efficiency * V_{in(min)} * D_{max}} = \frac{163 + 2.4}{0.8 * 22 * 0.6} = 16A$$

Sar

 I_{pft} is input pulsating current used to design transformer. The OCP (Over current protection) is provided by sensing this peak current. Usually 125% of this peak current is sensed by CT2 (current transformer) for OCP.

4.2 Area Product Calculation

$$K_w = 0.3, J = 6A/mm^2, B_m = 0.1 Tesla, P_{out} = 163 W, P_{bias} = 2.4 W$$

$$A_{p} = \frac{\sqrt{D_{max}*(P + P_{bias})*(1 + \frac{1}{E_{fficiency}})}}{K_{w}*J*B_{m}*10^{-6}*f_{sw}} = \frac{\sqrt{0.6*(163 + 2.4)*(1 + \frac{1}{0.8})}}{0.3*6*\ 0.1*10^{-6}*250*10^{3}} = 4272.89\ mm^{4}$$

Description of the terms is as follows

Kw: Window Factor

Bm: Flux Density (Tesla)

J: Current Density (Amp/mm^2)

MTech (Power Electronics), EEE Dept., RVCE Bengaluru

Kw, Bm & J are used for optimum design of transformer. The optimum design is finally decided by the small size & lower power dissipation of Transformer. Designer optimizes Kw, Bm & J for these purposes. Normally, Window Factor (Kw) vary from 0.3 to 0.5. Flux Density (Bm) depends on core material and it vary from

0.1 to 0.2 for ferrite core material. Current Density (J) vary from 3Amp/mm² to 6Amp/mm²

Requirement of Core selection. An appropriate core is selected to have area product greater than the calculated Ap. Area product (Ap) is provided as the product of the core cross section (Ac) and the window area (Aw). These data is available in ferrite magnetic core design catalog.

Selected Toroid Core: ZP-42207TC, Material, Ur:2500, AL: 1875nH/1000T

$$Ve = 1740 mm^{3}$$
$$Lc = 54.1 m$$
$$Ac = 32.1 mm^{2}$$
$$Aw = 148 mm^{2}$$
$$Ap = Ac \times Aw = 4810 mm^{4}$$

• Turns Ratio Calculation

Turns ratio is calculated as

$$T_{ratio_{bias}} = \frac{(V_{bias} + V_{LDB}) + V_{Db} * D_{max}}{D_{max} * V_{in(min)}} = 0.981$$

$$N_p = \frac{V_{in(min)} * D_{max}}{B_m * A_c * 10^{-6} * f_{sw}} = \frac{20 * 0.6}{0.1 * 32.1 * 10^{-6} * 250 * 10^3} = 10 \text{ turns}$$

$$N_{bias} = T_{ratio_{bias}} * N_p = 0.981 * 10 = 10 \text{ turns}$$

$$N_{s1} = \frac{(V_{out1} + V_{LD1}) * N_{bias}}{V_{bias}} = \frac{(36 + 0.6) * 10}{12} = 30 \text{ turns}$$

$$N_{s2} = \frac{(V_{out2} + V_{LD2}) * N_{bias}}{V_{bias}} = \frac{(14 + 0.6) * 10}{12} = 12 \text{ turns}$$

$$N_{s3} = \frac{(V_{out3} + V_{LD3}) * N_{bias}}{V_{bias}} = \frac{(6 + 0.6) * 10}{12} = 5 \text{ turns}$$

$$N_{s4} = \frac{(V_{out4} + V_{LD4}) * N_{bias}}{V_{bias}} = \frac{(4 + 0.6) * 10}{12} = 6 \text{ turns}$$

$$N_{bias1} = \frac{(V_{bias1} + V_{LD1}) * N_{bias}}{V_{bias}} = \frac{(12 + 0.6) * 10}{12} = 10 \text{ turns}$$

MTech (Power Electronics), EEE Dept., RVCE Bengaluru

$$N_{mag} = \frac{N_{P}*(1-D_{max})}{D_{max}} = \frac{10*(1-0.6)}{0.6} = 6$$
 turns

• Calculation of Winding Inductance (for nominal AL value)

$$Lp = Np^{2} * AL = 10^{2} * 1875 * 10^{-9} = 188 \text{ uH}$$

$$Ls1 = Ns1^{2} * AL = 30^{2} * 1875 * 10^{-9} = 169 \text{ mH}$$

$$Ls2 = Ns2^{2} * AL = 12^{2} * 1875 * 10^{-9} = 270 \text{ uH}$$

$$Ls3 = Ns3^{2} * AL = 5^{2} * 1875 * 10^{-9} = 46.9 \text{ uH}$$

$$Ls4 = NS4^{2} * AL = 6^{2} * 1875 * 10^{-9} = 67.5 \text{ uH}$$

$$Lbias = Nbias^{2} * AL = 10^{2} * 1875 * 10^{-9} = 188 \text{ uH}$$

4.3 MOSFET Selection and Snubber Design

MOSFET is selected based on Drain to Source Voltage, Drain Current, Drain to Source ONstate resistance. The drain to source ON state resistance is to be small for low losses. Snubber circuit is designed to reduce the voltage stress on the switch

4.3.1 MOSFET Selection and Loss Calculation

MOSFET selection is depending on the Drain to Source voltage (Vds), Drain current (Id), Drain to Source ON state resistance (Rds), Gate charge (Qg), and Output Capacitance (Coss).

The package and size of the MOSFET depending on the losses takes place in MOSFET. Following two types of losses are calculated while selecting the MOSFET

- Conduction losses
- Switching losses

Conduction losses is calculated as per equation. Multiplication of 1.4 is considered for the normalized resistance corresponding to 110 Degree Celsius of Junction temperature.

The selected MOSFET is BUY25CS45B, 250V, 45A, 0.05 Ohm

 $R_DS = 0.05 \Omega$ $R_GATE = 4.75 \Omega$ $Q_{GATE} = 100 \times 10^{-9} C$ $Coss = 400 \times 10^{-9} F$

MTech (Power Electronics), EEE Dept., RVCE Bengaluru

$$V_{IH} = 5V$$
$$V_{GATE} = 11V$$

 $V_{\pi \mu} = 5 V$

Conduction loss, $P_{\text{conduction}} = 1.6 * R_{\text{DS}} * (I_{\text{prms}})^2 = 1.6 * 0.05 * (12)^2 = 4.5$ watt Gate charge loss, $P_{\text{gate}} = Q_{\text{gate}} * V_{\text{gate}} * f_s = 100^* 10^{-9} * 11 * 250 * 10^3 = 0.275$ watt Output capacitor loss, $P_{coss} = 0.5 * \text{Coss} * (V_{off})^{2*} f_s = 0.5 * 400 * 10^{-9} * 90^2 * 250 * 10^3$

= 0.405 watt

Rise time,
$$T_r = \frac{Q_{\text{gate }*}R_G}{(V_{\text{gate }-}V_{TH})} = \frac{100*10^{-9}*4.75}{(11-5)} = 79\text{ns}$$

Fall time, $T_f = \frac{Q_{\text{gate }*}R_G}{V_{TH}} = \frac{100*10^{-9}*4.75}{5} = 95\text{ns}$
 $P_{\text{switch}on} = \frac{V_{in(min)}*I_{pft}*T_r*f_s}{3} = \frac{22*16*79*250*10^3}{3} = 2.26\text{watt}$
 $P_{\text{switch}off} = \frac{V_{\text{off}}^*I_pft*^Tf^*f_s}{3} = \frac{90*16*95*10^{-9}*250*10^3}{3} = 12.2 \text{ watt}$

Total Losses in MOSFET

$$P_{\text{MOSFET_loss}} = P_{\text{conduction}} + P_{\text{gate}} + P_{\text{coss}} + P_{\text{switch_on}} + P_{\text{switch_off}}$$

4.3.2 Snubber Design

Snubber is designed to operate MOSFET in SOA (Safe operating area) also to limit switching transients like dv/dt and help to lower EMI by reducing ringing noise occur due to leakage inductance of transformer.

Csnubber = 2.2 nF Lsnubber = 0.8 uH

4.4 Synchronous Buck converter

 $V_{in} = 36V, V_{out} = 24V, I_{out} = 4.3A, f_s = 250kHz, \Delta v = 30mV, k = 20mA$ Duty ratio, $D = \frac{V_{out}}{V_{in}} = 0.66$ Output Inductance, $L = \frac{V_{out}*(1-D)}{I_{out}*f_s*k} = \frac{24*(1-0.66)}{4.3*250*10^3*0.2} = 37.9uH$ Output Capacitance, $C = \frac{k*I_{out}}{L*f_s*\Delta v} = \frac{0.2*4.3}{38*10^{-6}*250*10^3*30*10^{-3}} = 14.33uF$ Load Resistance, $R = \frac{V_{out}}{I_{out}} = 5.5$ ohm

4.5 Summary

The chapter discussed the selection of MOSFET and the Transformer core. The design of transformer winding, Filter Inductor, Filter Capacitor, Coupled Inductor, Snubber Circuit,Output Diodes and selection of PWM controller IC, Diode Rectifiers.



CHAPTER 5

SIMULATION AND HARDWARE IMPLEMENTATION

The simulation of the Multiple Output Forward Converter with Feed-Forward Control for Space Applications is carried out in LTSPICE software. The hardware implementation is performed to get the regulated output voltage.

5.1 Simulation Analysis

The selected topology is simulated in LTSPICE Simulink environment. The effectiveness of the converter is designed and performance of the converter is checked. The Table 5.1 shows the parameter values considered for the LTSPICE simulation of the circuit.

| PARAMETERS | SYMBOLS | VALUES |
|------------------------|---------|---------|
| Inductor Filter | L | 40 uH |
| Capacitor Filter | С | 21.5 uF |
| Primary Inductance | Lp | 188 uH |
| Secondary Inductance | Ls | 1.69mH |
| Magnetizing Inductance | Lm | 43 uH |
| Snubber Capacitor | Cs | 2.2nF |
| Snubber Inductance | Rs | 0.8 uH |
| Load resistance | R | 8.3 Ohm |
| | | |

Table 5.1: Parameters of the Forward Converter Considered for LTSPICE Simulations

The simulation circuit for Multiple Output of the Forward Converter with Feed-Forward Control for Space Applications is shown in the Figure 5.1. The circuit consists of Snubber circuit, coupled inductor, Filter Inductor and Capacitor, Type 2 Compensation Circuit and a Comparator circuit. The input to the circuit is 26 V DC supply. The input to the circuit is varied from 26 to 45 V. The circuit shown here with input of nominal voltageof 37 V. Th e feedback circuit is connected to the type 2 compensation for providing the regulated output voltage. The snubber circuit is connected to the MOSFET for reducing the voltage stress on the MOSFET. The four output circuits are coupled magnetically through magnetically coupled inductor. If one output is varied then other output also gets affected for providing the regulated output voltage.



The inverting input to operation amplifier U2 is of ramp voltage is compared with the output voltage of Error amplifier U1 to generate gate pulse for MOSFET switch. The simulation waveform of the ramp signal generated from PWM controller is shown in Figure 5.2



Figure 5.2: Simulation waveform of ramp signal voltage





The transformer primary peak current of 18A is shown in Figure 5.4



The Output voltage waveform of Forward converter 36V is shown in Figure 5.5





• Synchronous Buck converter

The voltage across secondary winding of transformer 36V is fed as input to synchronous buck converter to obtain 24V output using LT3845 IC is shown in Figure 5.6



Figure 5.6: Simulation circuit of Synchronous buck converter using LT3845IC

The first output voltage 24V of Multiple output forward converter waveformobtained from the synchronous buck converter is shown in Figure 5.7





The Output current of synchronous buck converter is shown in Figure 5.8



Low drop out regulators

Low dropout regulators (LDOs) are a simple inexpensive way to regulate an output voltage that is powered from a higher voltage input. The secondaries of the forward transformer are designed to get voltages of 14V,6V and 4V further connected to LDO regulators to regulate these voltages to 12.7 V, 5.6V and 3.8V respectively. Here p-channel MOSFET is used as series pass element along with an error amplifier. The LDO 1 simulationcircuit to regulate the output voltage to 12.7V is shown in Figure 5.9



Figure 5.9: Simulation circuit of LDO 1





Figure 5.10: Output voltage waveform of LDO 1

The LDO 2 simulation circuit to regulate the output voltage to 12.7V is shown in Figure 5.11



The waveform of Output voltage 5.6V from LDO2 is shown in Figure 5.12





The waveform of Output voltage 3.8V from LDO 3 is shown in Figure 5.14



Figure 5.14: Output voltage waveform of LDO 3

• <u>Sync circuit</u>

The main function of sync circuit is to synchronize the switching frequency of Main MOSFET in primary with the synchronous buck converter MOSFET at the secondary to 250kHz

The simulation of Sync circuit is shown in Figure 5.15





The output voltage waveform of sync circuit of frequency 250kHz is shown in Figure 5.15



Output Overvoltage Protection Circuit

Over voltage protection is designed to operate only if any of the three output voltages exceeds 125% of the rated output voltage. In case of an over voltage, the output of the over voltage protection circuit becomes high and this high signal is connected to the shutdown pinof the PWM IC turns off the converter. On the secondary side, opto isolator (4N25A) is used toprovide isolation between input and output sections. If over voltage exists, then the latch up point obtain high. The simulation circuit of Overvoltage protection circuit is shown in Figure 5.17



The latch pin is of high value as overvoltage protection is triggered for 125% of output voltage is shown in Figure 5.18





• Input undervoltage Protection Circuit

The input undervoltage protection is triggered for the voltage less than 20V is shown in Figure 5.19. The input voltage is fed to the voltage divider network consisting of resistors R1 and R2 and the voltage appearing across R2 appears across the inverting terminal of the opamp. This error signal is fed to the non-inverting terminal of the op-amp. Inverting terminal of this opamp is maintained at 2.5V.



The latch pin is of high value as input undervoltage protection is triggered for less than input voltage of 20V is shown in Figure 5.20





• External Disable Circuit

The converter is turned off by manually operated switch through grounding the resistor R3, transistor Q1 drives the base current is turned ON is shown in Figure 5.21, D1 is forward biased allow latch pin to be high, shutdowns the converter.



Figure 5.21: Output External disable Circuit

The output voltage waveform of high latch pin is shown in Figure 5.22



Figure 5.22: Output voltage waveform of External disable circuit

5.1 Hardware Implementation

Experimental results that depict line regulation, load regulation, cross regulation, efficiency and ripple voltage measured at different outputs are tabulated. Various waveforms like Output voltage, Output current, drain voltage, Gate pulse, Output ripple waveforms of Forward converter are presented.

The hardware implementation of the converter includes various parts

- A. PWM IC (UC2825DWTR)
- **B. MOSFET**
- C. Transformer
- D. Differential-mode filter inductor
- tor sikshana sami E. Common-mode filter inductor
- F. Output Diodes
- G. Diode Rectifier.

5.2.1 Implementation

From the designed values various components are selected. According to the Schematic representation the selected components like capacitor, inductor, resistors, MOSFET, windings of transformers, PWM controller IC's are mounted on the printed circuit board. MOSFET is provided with heat sink, to absorb the heat dissipated by the MOSFET and the switch is provided by the snubber circuit, to reduce the voltage stress on the switch. The snubber comprises of three components snubbing capacitor, resistor and diode. The instantaneous change in the dutycycle, the overshoot of the output voltage caused by the input voltage in voltage mode control technique is reduced. Current sense circuitry senses the input current and provide the over current protection. Input under voltage protection is also provided.

Hardware layout of Forward Converter (Top view) is shown in the Figure 5.23. It consists Input connector, EMI filter includes differential mode and common mode filter, Primary side MOSFET, Forward transformer, three LDO, Output Inductor Coupled inductor, Diode rectifier, Current transformer.



Figure 5.23: Hardware Layout of Forward Converter (Top view)

Hardware Layout of Forward Converter (Bottom view) is shown in the figure 5.24. It consists of Protection circuits like Over Voltage Protection, Under Voltage Protection Circuit, Over Power Protection Circuit and Feed-Forward circuit. Secondary side MOSFET's M2(control switch) and M3 (synchronous switch) of Buck regulator LT3845 IC, Diode's D2, D3, D4 for secondary side LDO's, Gate driver IC, two PWM IC's, one to generate switching frequency and another for Feed forward control of the converter.



Figure 5.24: Hardware Layout of Forward Converter (Top view)

5.2.2 Tested Waveforms of Forward Converter

The converter topology performance is evaluated by conducting various electrical tests like input parameter measurement, efficiency measurement, ripple measurement, line regulation, load regulation and cross regulation. The converter is tested for input voltage range from 26V to 45V operating at 250 KHz. Output voltages are measured for different load conditions.

Waveform of the output voltage 1 from the synchronous buck converter 24V is shown in Figure 5.25 by using the DSO. For changes in the input voltages ranging from 26 V to 45V, the output voltage is regulated.



Waveform of the output voltage 2 from the LDO 1 regulator 12.7V is shown in Figure 5.26 by using the DSO. For changes in the input voltages ranging from 26 V to 45 V, the output voltage is regulated.



Figure 5.26: Output voltage Waveform 2

Waveform of the output voltage 3 from the LDO 2 regulator 5.6V is shown in Figure 5.27 by using the DSO. For changes in the input voltages ranging from 26 V to 45 V, the output voltage is regulated.



Figure 5.27: Output voltage Waveform 3

Waveform of the output voltage 4 from the LDO 3 regulator is shown in Figure 5.28 by using the DSO. For changes in the input voltages ranging from 26 V to 45 V, the output voltage is regulated.

| | ardini | Minimetsion (| 50X3014A | Digital Storage | Oscilloscope | 100 MHz 4 | GSa/s | MEGA |
|-----------|--------|---------------|--|-------------------------|--------------|-----------|-----------------------|-------------------|
| 1 | 2 | 3 5.00V/ 4 | | 0.0s | 50.00%/ | Stop | £ 1 | 44.00 |
| | | | | | | | ** | KEYSIGH |
| | | | | | | | II Ac | quisition |
| * | | | | | | | 2.0 | lormal IOMSa/s |
| | | | | | | | # Cl | hannals |
| | | | | | | | DC BW | 1.00 |
| | | | | | | | DC BW | 1.00 |
| | | | | | | | DC BW | 1.00 |
| | | | | | | | # Meas | urements |
| | | | | | | | Max(1): | |
| | | | | | | | Max(2): | No sign |
| | | | | | | | | No signa |
| | | | | | | | Max(3): | |
| | | | | | | | May(4) | 3.6 |
| Channel 3 | 3 Menu | | | | | | (and () | No signa |
| 💿 D | uping | Imped | BW Limit | Fine | | Invest | | |
| | UC | 1M Ohm | | | | E. | | obe |
| | | | And the second sec | 100 mar 100 mar 100 mar | | - | and the second second | |

Figure 5.28: Output voltage Waveform 4

The waveform of the ramp signal generated from PWM controller is shown in Figure 5.29



Figure 5.29: Ramp voltage waveform

The duty cycle of gate pulse varies according to the input voltage. As inputvoltage increases, the width of the duty pulse decreases.

The waveform of gate pulse for 26V with the duty cycle of 45% is shown in Figure 5.30

| | | | | | | Acquisition Normal 4.006Sa/s |
|------------------|----------------------|---|------------------------------|---------------|-------|--|
| | | | | | | # Channels |
| 2 | | | | | | AC BW 1.00 DC BW 10.0 |
| | | The second se | Warman and an and an address | Merinianan | | OC BW 10.0 |
| | | | | | | Freq(2): |
| | | | | | | +Duty(2): |
| | | | | | | Pk-Pk(2): |
| | | | | | | Max(2): |
| -6.50ml AC BW | V 1.00:1 DC EW +0.0V | 10 0:1 DC | -5.06500V 1.00:1 0 | +0.0V C BW | 10.01 | 06:59 PM Jun 09, 2022 |
| | ~ | * | | | | |

The waveform of gate pulse for 37V with the duty cycle of 30% is shown in Figure 5.31



Figure 5.31: Gate pulse waveform for 37V

The waveform of gate pulse for 45V with the duty cycle of 30% is shown in Figure 5.32





The drain to source voltage waveform of MOSFET is shown in the Figure 5.33. The stress on the switch is reduced by snubber circuit, so the losses are reduced. The voltages tress on the MOSFET is less than the two times the supply voltage. The switching frequency maintained is 250 KHz.



Figure 5.33: Mosfet Voltage waveform

Waveform of Transformer primary current is shown by using the DSO. For changes in the input voltage 26 V. Waveform of transformer primary peak current is shown in Figure 5.34.



Figure 5.34: Transformer Primary current

Waveform of Output Current 1 from the synchronous buck converter is shown by using the DSO. For changes in the input voltages ranging from 26 V to 45 V, the output voltage is regulated. Waveform of output current 1 is shown in Figure 5.35.

| | 1 1.0A/ | 2 | 3 | 4 | 0.0s | 10.005/ | Stop | £ 1 | 5.16A |
|---|-------------|--------------------|-----------------|----------|------|---------|--------|---|--|
| | M | Ŵ | WWW | MM | WMM | MA | 1 1 | Ac Ac 4.0 | CEYSIGHT rechnologies quisition lormal DOGSa/s |
| 2 | | | | | | | | DC BW DC DC E Meas Freq(1): Avg - FS | 100:1 10.0:1 1.00:1 1.00:1 urements 253.3kHz (1): 4.6383A |
| | Channel 1 f | Menu Əling C | Imped 1M Ohm | BW Limit | Fine | | wert | Pk-Pk(1) DC RMS P | 1.21A - FS(1): 4.65A |

Figure 5.35: Output current of Synchronous buck converter

5.2 Summary

The simulations of the circuits were performed and waveforms for the same wasobtained. The designed components mounted on the PCB and hardware implementation was carried out. The readings and waveforms for the circuit were noted.

CHAPTER 6

RESULTS AND DISCUSSIONS

The chapter includes the results for the Multiple Output Forward Converter with Feed-Forward Control for Space Applications. Load regulation denotes the variation of output voltage that the load changes from no minimum load to maximum load.

6.1 Simulation Results

The obtained simulation results of regulated output voltages are 24V, 12.7V5.6V and 3.8V, the output currents are 4.3A, 0.25A, 0.1A and 1A respectively. The results obtained from the simulation analysis are similar to the hardware implemented results.

6.2 Hardware Results

Line regulation denotes the variation of output voltage with respect to variation in the input voltage with the output load held constant.

% Line regulation =
$$\left(\frac{V_{out} \text{ at } 26V - V_{out} \text{ at } 45V}{V_{out} \text{ at } 37V}\right) X \ 100$$
 (6.1)

The specification for line regulation is less than 1%. Table 6.1 Shows Line regulation for different Input Voltage Ranges.

| Load Condition | Output1 (+24V) | Output2 (+12.7V) | Output3 (+5.6V) | Output4 (+3.8V) |
|----------------|-------------------|---------------------|--------------------|--------------------|
| 10% Load | 0.03 | 0.02 | 0.03 | 0.02 |
| 50% Load | 0.01 | 0.14 | 0.02 | 0.01 |
| 100% Load | 0.02 | 0.17 | 0.01 | 0.03 |

Table 6.1: Shows Line Regulation for Different Input Voltage Ranges

Load regulation denotes the variation of the input voltage with respect to load variation

$$\% Load regulation = \left(\frac{V_{out} at 10\% load - V_{out} at 100\% load}{V_{out} at 100\% load}\right) X \ 100 \tag{6.2}$$

The specification for line regulation is less than 1%. Table 6.2 Shows Load Regulation for Load Variation.

| Load Variation | Input Voltage(V) | Output1 (+24V) | Output2 (+12.7V) | Output3 (+5.6V) | Output4 (+3.8V) |
|--|---------------------|-------------------|---------------------|--------------------|--------------------|
| 10% to 100% load (Spec < ±1%) | 26V | 0.04 | 0.13 | 0.05 | 0.39 |
| | 37V | 0.45 | 0.31 | 0.01 | 0.47 |
| | 45V | 0.43 | 0.31 | 0.01 | 0.42 |
| No load to 10% load (Spec < ±3%) | 26V | 0.03 | 0.01 | 0.03 | 0.1 |
| | 37V | 0.01 | 0.03 | 0.04 | 0.08 |
| | 45V | 0.02 | 0.02 | 0.04 | 0.05 |

Table 6.2: Shows Line Regulation for Different Input Voltage Ranges

Cross regulation is measured by keeping the measuring output at full load and other outputs at 10% load and is tabulated in Table 6.3

Table 6.3: Shows Line Regulation for Different Input Voltage Ranges

| Input Voltage | Parameter | A* | B * |
|------------------|------------------|--------|------------|
| +24V | Voltage | 23.931 | 23.909 |
| 724 1 | cross Regulation | | 0.09 |
| +12 7V | Voltage | 12.722 | 12.693 |
| T12./ V | cross Regulation | | 0.23 |
| 13.8V | Voltage | 3.805 | 3.802 |
| +3.0 V | cross Regulation | | 0.08 |
| +5 6V | Voltage | 5.613 | 5.616 |
| 13.0 4 | cross Regulation | | -0.05 |

A*= Measured output in 100% load condition & remaining outputs are in 10% load condition

 $B^*=$ Measured output in 100% load condition & remaining outputs are in 100% load condition

Results are shown for the Multiple output Forward Converter with Feed-Forward Control for Space Applications. The specified Output Voltage, Current, Output Voltage ripple and Drain to Source Voltage of MOSFET is obtained for the switching frequency of 250 KHz. The output voltage waveform for varying input voltages ranging from 26 V to 45 V are obtained. The output voltages are regulated for changing input voltage ranges. The practical values for Output Voltage, Output Current, Output Voltage ripple are shown in the Table 6.3 for 100% Loading Conditions for 26V Input Voltage.

| Parameter | Output1 (+24V) | Output2 (+12.7V) | Output3 (+3.8V) | Output4 (+5.6V) | | | |
|---------------------------|--------------------|---------------------|--------------------|--------------------|--|--|--|
| Input Current (A) | | 5.132 | | | | | |
| Output Voltage (V) | 23.918 | 12.712 | 3.804 | 5.618 | | | |
| Load Current (A) | 4.30 | 0.25 | 1.00 | 0.10 | | | |
| Output Power (W) | 102.8 | 3.2 | 3.8 | 0.6 | | | |
| Total Output Power (W) | 0 | 11 | .0.4 | | | | |
| Input Power (W) | | 13 | 33.4 | 4 | | | |
| Total Loss (W) | | 2: | 3.0 | E | | | |
| Efficiency (%) | | 82 | 2.7 | 0 | | | |
| Ripple(mV) | <mark>98</mark> .0 | 60.0 | 31.2 | 45.0 | | | |

Table 6.3: 100% Loading Conditions for 26V Input Voltage.

Ripple voltage is the ac component presented in DC voltage. Ripple voltage is the important factor that decides the quality of the DC output voltage. Ripple voltages are measured for different load conditions at different input voltage ranges.

Snubber circuits are used to protect the switch. RCD snubber has losses due to the presence of resistive element. Energy regenerative snubber is lossless and helps in improving efficiency.

The input voltage applied here is 37V. For this the all the four outputs are regulated. Table 6.4 shows 100% Loading Conditions for 45 V Input Voltage. The readings of output voltage, output current, output ripple voltage and the calculated efficiency is obtained and the output voltage ripple obtained is within the specification.

| Parameter | Output1 (+24V) | Output2 (+12.7V) | Output3 (+3.8V) | Output4 (+5.6V) | | |
|---------------------------|-------------------|---------------------|--------------------|--------------------|--|--|
| Input Current (A) | 3.641 | | | | | |
| Output Voltage (V) | 23.909 | 12.693 | 3.802 | 5.616 | | |
| Load Current (A) | 4.30 | 0.25 | 1.00 | 0.10 | | |
| Output Power (W) | 102.8 | 3.2 | 3.8 | 0.6 | | |
| Total Output Power (W) | | 11 | 0.3 | | | |
| Input Power (W) | | 13 | 34.7 | | | |
| Total Loss (W) | 24.4 | | | | | |
| Efficiency (%) | 81.9 | | | | | |
| Ripple(mV) | 92.0 | 82.0 | 33.6 | 42.0 | | |

Table 6.4: 100% Loading Conditions for 37 V Input Voltage.

The input voltage applied here is 45V. For this the all the four outputs are regulated. Table 6.4 shows 100% Loading Conditions for 45V Input Voltage. The readings of output voltage, output current, output ripple voltage and the calculated efficiency is obtained. And the output voltage ripple obtained is within the specification

 Table 6.4: 100% Loading Conditions for 45 V Input Voltage.

| | | | 1 | 2 |
|---------------------------|-------------------|---------------------|---|--------------------|
| Parameter | Output1 (+24V) | Output2 (+12.7V) | Output3 (+3.8V) | Output4 (+5.6V) |
| Input Current (A) | | 3.0 |)27 | |
| Output Voltage (V) | 23.917 | 12.691 | 3.804 | 5.616 |
| Load Current (A) | 4.30 | 0.25 | 1.00 | 0.10 |
| Output Power (W) | 102.8 | 3.2 | 3.8 | 0.6 |
| Total Output Power (W) | 7 | TUT | 0.4 | |
| Input Power (W) | | 13 | 6.2 | |
| Total Loss (W) | 25.8 | | | |
| Efficiency (%) | 81.0 | | | |
| Ripple(mV) | 90.0 | 60.0 | 31 | 42.0 |

6.1 Summary

Simulation of the circuits were carried out and obtained the waveforms for the same circuits. Hardware implementation is carried out and readings for various input voltages were noted down.

CHAPTER 7

CONCLUSION AND FUTURE SCOPE

Linear power supplies has drawbacks like low efficiency, difficulties in thermal management and boosting the output voltage. These drawbacks are overcome by Switch Mode Power Supplies (SMPS). Space applications require power supplies include lighter, smaller, more efficient and highly reliable. SMPS is best suited for space applications as they have all the required qualities. Multiple output DC-DC converters are used in space applications because of the requirement of different voltage levels. Regulation of individual outputs is the problem with multiple output DC-DC converter. Post regulators are used to regulate the output. Linear regulators, independent switches are used as post regulators, but they have drawbacks like increased number of components, power loss, lower efficiency, increase in cost and size. Conventional voltage mode control uses feedback technique to control the output voltage by controlling the duty cycle. In this control technique, the loop isslow and thus transient response is slow. Current mode control is difficult to design because of the requirement of two control loops to regulate the output.

In order to overcome the problems, a forward converter with two outputs followed by Feed-Forward Control with Voltage Mode is designed. Voltage feed forward control technique issued to control the duty cycle. This control technique is simple to design and results in betterline regulation. The converter has been designed with 250kHz switching frequency using UC15252VTD1 PWM controller. It has functional benefits such as reduction in transformersize and better efficiency Various protection features such as short circuit protection, outputover voltage protection and input under voltage protection have been implemented.

7.1 Conclusion

Multiple Output Forward Converter with Feed-Forward Control for Space Application has been designed. The selected topology is Forward Converter. The main components include PWM Controller IC, Driver Circuit, MOSFET Switch and Transformer. The software analysis has been carried out by using LT Spice. The simulation results shown that the Multiple Output Voltages obtained were 24 V,12.7, 3.8 V & 5.6 V and the Output Currents obtained were 4.3 A,0.25A, 1A & 0.1 A respectively. The same results are obtained for Hardware Implementation. The obtained efficiency is more than 80%, and obtained Output Voltage Ripple is less than 50 mVp-p.

7.2 Future Scope

There is scope for future improvement of the converter. They are as listed are

- Further GaN (Gallium Nitride) material switch can be used instead of Silicon material MOSFET Switch to reduce losses and to improve the efficiency of the Converter.
- The frequency of operation can be further increased to reduce the size of magnetic components.
- Efforts to increase the efficiency can be made by implementing synchronous rectifiers at the output side instead of using diodes



REFERENCES

- [1] N. L. L. Venkatesha and N. J, "Design and Implementation of a Separate Control Driven High Current Synchronous Rectified Forward Converter with Non-Dissipative Snubber Reset", *Global Conference for Advancement in Technology* (GCAT), Bangalore, India, pp. 1-6, February 2020.
- [2] M. Gagan, B. k. Singh and V. S. Chippalkatti, "Two Switching Pulse Based Hysteresis Control Circuit for Active Clamp Reset Forward Converter", *4th International Conference on Electrical Energy Systems* (*ICEES*), Chennai, India, pp. 494-499, August 2019.
- [3] A. Bhat, K. U. Rao, P. P. K, B. K. Singh and V. Chippalkatti, "Multiple Output Forward DC-DC Converter with Mag-amp Post Regulators and Voltage Feed forward Control for Space Application", *Biennial International Conference on Power and Energy Systems: Towards Sustainable Energy* (*PESTSE*), Bangalore, India, pp. 1-6, July 2019.
- [4] M. A. Chewale, R. A.Wanjari, V. B.Savakhande and P. R.Sonawane, "A Review on Isolated and nonisolated DC-DC Converter for PV Application", *International Conference on Control, Power Communication and Computing Technologies (ICCPCCT)*, pp. 399-404, June 2018
- [5] G. Spiazzi, S. Buso, D. Tagliavia, "A Low-Loss High-Power-Factor Flyback Rectifier Suitable for Smart Power Integration," Proc. of IEEE Power Electronics Specialists Conf. (PESC), Galway, pp.805-810, June 2018
- [6] G. Prakash, B. L. Santosh, S. Neu and B. kumar singh, "Space borne forward converter with discrete LDO to power OCXO", International Conference on Smart Technologies in Computing, Electrical and Electronics (ICSTCEE), pp. 288-292, November 2017
- [7] Turhan, Mert, Juan C. Castellanos, Marcel A.M. Hendrix, Jorge L. Duarte, and Elena A. Lomonova.
 "Multiple-Output DC-DC Converters with a Reduced Number of Active and Passive Components", Journal of Low Power Electronics and Applications, vol no. 3 issue no 28, March 2017
- [8] C. G. Satyaraddi, A. Usha, A. Bhat, P. K. Praveen, B. K. Singh and V. Chippalktti, "Design and Implementation of Multiple Output Interleaved Flyback Converter with Post Regulators", *IEEE International Conference on Electrical, Computer and Communication Technologies (ICECCT)*, pp. 1-6 June 2016
- [9] A. Bhat, K. U. Rao, Praveen P K, B. K. Singh and V. Chippalkatti, "Multiple output forward DC- DC converter with regenerative snubber for space application", 2016 Biennial International Conference on Power and Energy Systems: Towards Sustainable Energy (PESTSE), pp. 1-5, December 2016.
- [10] T. Shamsi, M. Delshad, E. Adib and M. R. Yazdani, "A New Simple-Structure Passive Lossless Snubber for DC–DC Boost Converters", *IEEE Transactions on Industrial Electronics*, vol. 68, no. 3, pp. 2207-2214, March 2017.

- [11] Kaushik, L.K and Pathak, M.K, "An improved multiple output forward converter topology", *Joint International Conference on Power Electronics, Drives and Energy Systems (PEDES)*, New Delhi, India, pp. 1-6, December 2010.
- [12] A. Bhat, K. U. Rao, "Multiple Output Forward DC-DC Converter with Mag-amp Post Regulators and Voltage Feed forward Control for Space Application", *Biennial International Conference on Power and Energy Systems Towards Sustainable Energy*, India pp.1-6,July 2016
- [13] Emelogu G. C. and Raji A. G., "Single Switch Forward Converter", IEEE International Conference on Emerging and Sustainable Technologies for Power & ICT in a Developing Society, Owerri, Nigeria, pp. 348-356, November 2013.
- [14] Rudy Sevems, "The history of the forward converters", Switching Power Magazine, Vol. No. 1, Issue No. 1, pp. 20-22, July 2000
- [15] Robert W. Erickson and Dragan Maksimovic, "Fundamentals of Power Electronics", Kluwer Academic Publishers, 2nd edition, 2004.
- [16] Youhao Xiand Praveen K. Jain, "A Forward Converter Topology with Independently and Precisely Regulated Multiple Outputs", IEEE Transactions on Power Electronics, Vol. No. 18, Issue No. 2, pp. 648-658, March 2003
- [17] J Ghosh, J. and Patra, A., "Control Scheme for Reduced Cross-Regulation in Single Inductor Multiple-Output DC–DC Converters", *IEEE Transactions On Industrial Electronics*, Vol. No. 60, Issue No. 11, pp. 5095 – 5104, November 2013
- [18] Tabisz, W.A, Lee, F.C. and Chen, D.Y., "A MOSFET resonant synchronous rectifier for high frequency DC/DC converters", 21st Annual IEEE Power Electronics Specialists Conference, San Antonio, TX, USA, pp. 769-779, June 2009
- [19] Cooke, P., "Control loop interactions for secondary side post regulators", *Thirteenth Annual Applied Power Electronics Conference and Exposition (APEC), Anaheim, CA, USA*, Vol. No. 1, pp. 369–376, February 2008.
- [20] Noel Barry, "Coupled Magnetic Amplifiers in Forward Converter Topologies", *IEEE Transactions on Power Electronics*, Vol. No. 14, Issue No. 1, pp. 168-176, January 1999.
- [21] S. Anantha kumar, "Modified Single Input Multiple Output DC-DC Converters", International Journal of Innovative Research in Science, Engineering Technology, Vol No. 3, Issue No. 1, pp. 815-820, February 2014.
- [22] Nishanth B Kulkarni, A Sreedevi, Sukumar Patil, Bhanuprakash C V, B. K. Singh and V. Chippalkatti, "Design and development of configuarable DC-DC converter for Space application.," 2016 Biennial International Conference on Power and Energy Systems: Towards Sustainable Energy (PESTSE), Bangalore, 2016, pp. 1-5
- [23] Yu-Kang Lo, Tzu-Herng Song and Shang-Chin Yen, "On lessening the cross regulation in a forward converter," *The Fifth International Conference on Power Electronics and Drive Systems, PEDS* 2016.,

MTech 4th Sem (Power Electronics), EEE Dept., RVCE Bengaluru

Singapore, pp. 1439-1441 Vol.2. 2016

- [24] Forward Converter with Sync Output for Space Application Aneesh T S, Bhoopendra Kumar Singh, Vinod Chippalkatti and Chandrashekar. G, *International conference on small Satellites (ICSS)-2019*, February 7-9, 2019.
- [25] Overview of Space Grade Power Supply Modules for Satellite Nesh J, Bhoopendra Kumar Singh, Vinod Chippalkatti and Chandrashekar.G, *International conference on small Satellites (ICSS)-2019*, February 7-9, 2019.No. 6, January 2002
- [26] On semiconductor, "Feed Forward Voltage Mode PWM Controller with Programmable Synchronization", CS51220 datasheet, – Rev. No. 6, January 2002



APPENDIX A





110 Delta Drive Pittsburgh, PA 15238 Phone: 412/696-1333 Fax: 412/696-0333 Email:magnetics@spang.com

DIMENSIONS



| (mm) | Uncoated Nominal: | Coated Min: | Coated Max: | | | | |
|----------|----------------------|----------------|----------------|--|--|--|--|
| O.D. (A) | 22.1 | 21.84 | 22.86 | | | | |
| I.D. (B) | 13.7 | 12.95 | 13.95 | | | | |
| Ht. (C) | 7.8 | 7.84 | 8.56 | | | | |
| - | | | | | | | |
| | Eff. Parameters | | | | | | |

| Eff. Parameters | | | | |
|--------------------|-------|--------------------|--|--|
| A, mm ² | l, mm | V. mm ³ | | |
| 32.1 | 54.1 | 1740 | | |

INDUCTANCE

С

| AL value (nH/T ²) | Test conditions |
|-------------------------------|--|
| 1875 ± 25% | 10 kHz, 0.5 mT (For N = 5, use 1 mA), 25°C |

CORE LOSSES

| P _L max | Production lot limit Max avg | Test conditions |
|-------------------------------------|-------------------------------------|------------------------|
| 217 mW (124 mW/cm ³) | 197 mW (113 mW/cm ³) | 100 kHz, 100 mT, 100°C |

<u>COATING</u>

| Epoxy rated for 200°C continuous operation. | |
|---|--|
| Voltage breakdown rating 1500 Vpc Min Wire-to-Wire. | |

NOTE

| Spec. Modifications | Previous | Revised |
|---------------------|---|---|
| 2006.06.22 | Bare Nom Ht = 7.92 Losses: General P material Breakdown voltage > 1,000 V | Bare Nom Ht = 7.8 Losses: Detail as indicated Breakdown voltage > 1,500 V _{DC} |

TECHNOLOGY

FEATURES

- High Voltage Operation: Up to 60V
- Synchronizable Up to 600kHz
- Adjustable Constant Frequency: 100kHz to 500kHz
- Output Voltages Up to 36V
- Adaptive Nonoverlap Circuitry Prevents Switch Shoot-Through
- Reverse Inductor Current Inhibit for Discontinuous Operation Improves Efficiency with Light Loads
- Programmable Soft-Start
- 120µA No Load Quiescent Current
- 10µA Shutdown Supply Current
- 1% Regulation Accuracy
- Standard Gate N-Channel Power MOSFETs
- Current Limit Unaffected by Duty Cycle
- Reverse Overcurrent Protection
- 16-Lead Thermally Enhanced TSSOP Package, 16-Pin PDIP

APPLICATIONS

- 12V and 42V Automotive and Heavy Equipment
- 48V Telecom Power Supplies
- Avionics and Industrial Control Systems
- Distributed Power Converters

LT3845

High Voltage Synchronous Current Mode Step-Down Controller with Adjustable Operating Frequency

DESCRIPTION

The LT®3845 is a high voltage, synchronous, current mode controller used for medium to high power, high efficiency supplies. It offers a wide 4V to 60V input range (7.5V minimum start-up voltage). An onboard regulator simplifies the biasing requirements by providing IC power directly from V_{IN}.

Burst Mode[®] operation maintains high efficiency at light loads by reducing IC quiescent current to 120µA. Light load efficiency is also improved with the reverse inductor current inhibit function which supports discontinuous operation.

Additional features include adjustable fixed operating frequency that can be synchronized to an external clock for noise sensitive applications, gate drivers capable of driving large N-channel MOSFETs, a precision undervoltage lockout, 10µA shutdown current, short-circuit protection and a programmable soft-start.

The LT3845 is available in a 16-lead thermally enhanced TSSOP package and 16-pin through hole N package.

LT, LTC, LTM, Burst Mode, Linear Technology and the Linear logo are registered trademarks of Linear Technology Corporation. All other trademarks are the property of their respective owners. Protected by U.S. Patents, including 5481178, 6611151, 6394068, 6488466, 6580258.



© 2022 JETIR June 2022, Volume 9, Issue 6

www.jetir.org (ISSN-2349-5162)



Implementation of Multiple Output Forward Control with Voltage Feed Forward Control for Space Application

¹Varshitha R, ²Dr.Rudranna Nandihalli, ³T.K Nagaraju⁴ Nishanth B Kulkarni ⁴Boopendra Kumar Singh ¹ PG Student, ²Professor and HOD, ³Assistant Manager, ⁴Senior Engineer, ⁴Director ¹Department of Electrical and Electronics, ¹R.V College of Engineering, Bengaluru, India

Abstract: This paper describes the Hardware design and implementation of Forward converter with multiple outputs for remote sensing and image pay load application. The converter is designed to operate at 250kHz by PWM controller. Input Voltage Feed forward control technique is incorporated to attain ±1% line regulation. Synchronous buck converter at secondary side improves efficiency of the converter and low drop regulator is used to regulate output voltage and minimize cross regulation. Converter has Inherent features such as over voltage protection, Input undervoltage protection, short circuit protection and external disable circuit. Under ambient temperature, the electrical test is carried out to validate the design results.

Key Words - Forward converter, PWM controller, synchronous buck converter, Low drop out regulator, cross regulation

I. INTRODUCTION

Switched Mode power supplies has become conventional in space grade application [1] than linear power supplies, because of higher efficiency as switching elements avoids operation in active region but operates either in saturation or cut-off region, reduces power losses. The other critical aspects are compact size, lightweight and high reliability to operate under intense temperature conditions [2]. The main applications of SMPS are battery charging, Military, biomedical equipment and electronic devices [3]. Among switch mode power supplies, DC-DC isolated converters are significant to obtain regulated outputs, provides electrical isolation with multiple outputs and are widely used in computer power supplies, uninterrupted power supplies and telecommunication [4]. Forward converter is most used for space application among DC-DC converter because of its high transformer utilization, more efficient and is often chosen for output power under 200W and voltage range of 60V-200V[5].

1.1 Forward converter

Forward converter is magnetically coupled, provides isolation between source and load also it is an isolated version of buck converter. Forward transformer does not store energy hence, ferrite core is most widely used as core material, transforms energy instantly from primary to secondary winding for high power application with

JETIR2206864 Journal of Emerging Technologies and Innovative Research (JETIR) www.ietir.org i533
© 2022 JETIR June 2022, Volume 9, Issue 6

www.jetir.org (ISSN-2349-5162)

high voltage conversion ratio[5]. Reset winding has to be provided on the primary side to restore flux to zero vale in every cycle to avoid saturation. The conventional Forward Converter is shown in Fig1.1



Figl.1 Conventional Forward converter

Input voltage is applied to primary winding at the time switch S is turned ON. Secondary voltage is reflected based on turns ratio. Diode D1 rectifies voltage and energy is stored in inductance L, is delivered to load during switch S is in OFF condition. freewheeling diode D2 provides path for load current and constant voltage is maintained by output capacitance C.

1.2 Input Voltage Feed forward control Technique

The common voltage mode control technique comprises mainly error amplifier and PWM modulator, an error signal is caused due to difference between sensed output signal through voltage divider with constant reference voltage. Error signal is compared with fixed slope sawtooth signal generates larger error signal as the input voltage is varied and fed back to PWM controller to generate gate pulse for switch operation, increases the response time [7].

In order to improve transient response, input voltage feed forward control technique is incorporated [8] wherein, varying sawtooth signal corresponding to the input voltage is compared with the error signal in response to output voltage to generate gate pulse for the variation in duty cycle in accordance to changes in input voltage to achieve $\pm 1\%$ line regulation [9].

II. Block diagram

The design and realization of 110W with four outputs DC-DC converter is based on the detailed requirements obtained from space application center. The block diagram of converter is shown in Fig.2.1

The Input EMI filter eliminates common mode and differential mode noise generated from switching of power MOSFET and mutual inductance between wires and radiated electromagnetic interferences to meet EMI regulation. The current transformer CT1 sense the primary current. Start up circuit comprise Darlington pair amplifier generates initial voltage of 11V for PWM controller circuit of forward converter to turn ON the MOSFET during first cycle. Bias winding power up all the active components in the circuit and acts as feedback for PWM controller to generate gate pulses for MOSFET at 250kHz, with the switching action of MOSFET, the filtered input voltage is applied to primary side of transformer and transfers energy to secondary side to obtain output voltage according to turns ratio.

JETIR2206864 Journal of Emerging Technologies and Innovative Research (JETIR) www.ietir.org i534



Fig2.1 Block diagram of Forward converter with multiple output

Voltage Feed forward control adjust the duty ratio with the variation in the input voltage to maintain the constant output voltage. The secondary windings generate raw voltage and are coupled using coupled inductor. Secondary raw voltages are rectified by diode rectifier also filtered out by individual output filter and connected to synchronous buck converter for improved efficiency and three LDO to maintain regulated output voltage. All the four outputs 24V,12.7V,5.6V and 3.8V are equipped with the protection circuits such as output overvoltage, Input under voltage, output short circuit, overcurrent and external disable circuit. Current Transformer CT2 sense the secondary output current of synchronous buck converter of 4.3A, one current transformer CT3 for all three LDO since load currents are of low value 0.25A,0.1 and 1A. sync circuit is used to synchronize the switching frequency of main MOSFET and synchronous buck converter MOSFET[7].

2.1Methodology

Forward converters are primarily used for protection purpose due to their isolation and to maintain a regulated output voltage (24V,12.7V,5.6V and 3.8V) over changes in the input voltage from 26V to 45V. The converter is designed to operate at switching frequency of 250kHz to optimize switching losses, mass and size of transformer and output filter. The PWM IC UC2825 is selected because of its high switching frequency, controller is designed for voltage mode with input voltage feedforward capability. It has advantages of soft start, maximum duty cycle control and requires low start up current.

The converter includes EMI Filter, Main Transformer winding, bias winding Coupled Inductors, Diode rectifier, output filter, Snubber Resistor and Capacitor and protection circuit components, components are selected UC2825 DWTR Controller IC, SOIC 16, Diode Rectifier HF40A060ACDV 600V, 30A. The MOSFET Switch BUY25CS45B 250V, 45A, 0.05ohm Rds is selected based on the low Drain to Source on State resistance, low Conduction and Switching losses.

The selected components are embedded on the Printed circuit board using lead and a soldering gun. MOSFET switches are mounted with heat sink that absorbs the heat dissipated by the switch. The printed circuit board (PCB) is connected to a power source using wires. The converter is loaded with 10% to 100% conditions over the input voltage range 26V to 45V, and as the input voltage changes, the output voltage is adjusted by

JETIR2206864 Journal of Emerging Technologies and Innovative Research (JETIR) www.jetir.org i535

M.Tech 4th sem (Power Electronics), EEE Dept., RVCE Bengaluru

www.jetir.org (ISSN-2349-5162)

| © 2022 JETIR June 2022, Volume 9, Issue 6 www.jetir.org (ISSN-2349-5162 | 2) |
|--|----|
| feedback from the feedforward voltage mode control that sends the signal to the PWM controller. The controller | |
| changes duty cycle to generate gate pulse to MOSFET for the operation of converter. output voltage, current, | |
| drain to source voltage are viewed in digital storage oscilloscope. | |
| III. Converter Design | |
| Design of the converter is carried out based on specification obtained from space application centre mainly | |
| includes transformer core selection, PWM controller IC, synchronous buck converter IC, Linear drop out | |
| regulator IC, MOSFET Switch, diode rectifier, Filter Inductor, Filter Capacitor. Filter Inductor reduces the | |
| Output Current Ripple, Filter Capacitor reduces the Output Voltage Ripple. | |
| Input Voltage Range: 26 V to 45 V | |
| Output Parameters: 24V /4.3 A: 12.7V /0.25 A: 5.6V/ 0.1A: 3.8V/1A Output Parameters: 110W | |
| Output Power: 110W Maximum Duty cycle: 0.6 | |
| Efficiency: ≥80% | |
| Line regulation: < 1% | |
| Load regulation: <1% Cross regulation: <2% | |
| Ripple: < 100mV for 24V&12.7V, < 50 mV for 5.6V&3.8V | |
| | |
| 3.1Transformer Core selection: | |
| Power handling capability and area product of transformer are the two major criteria for the selection of core | |
| transformer. | |
| Forward converter Area product is calculated as follows | |
| $D_{max} = (P_{mx} + P_{xx}) = (1 + \frac{1}{2\pi})$ | |
| $A_{p} = \frac{\sqrt{max}(6.041 + 8.047)(6 + 8.047)}{k_{w}*/*10^{-6} * 8_{m}*f_{sw}} = 4272.89mm^{2} $ (3.1) | |
| <i>P</i> _{out} is 110W, total output power of the converter | |
| <i>P</i> _{bias} is power required by bias winding. | |
| An appropriate core is selected to have area product greater than the calculated Ap. Area product (Ap) is provided | |
| as the product of the core cross section (Ac) and the window area (Aw). | |
| Selected Toroid Core: ZP-42207TC, Material, Ur:2500, AL: 1875nH/1000T | |
| Turns ratio is calculated as follows | |
| $T_{ratio\ bias} = \frac{(v_{bias} + v_{LDB}) + v_{DB} * D_{max}}{D_{max} * v_{in}} = 0.981 $ (3.2) | |
| V_{bias} is the voltage required for bias winding | |
| V_{LDB} is the extra voltage required for regulator | |
| V_{DB} is the voltage drop across diode rectifier | |
| The primary turns of the converter is calculated as follows | |
| $Np = V_{in(min)} * D_{max} * B_m * A_c * 10^{-6} * f_{sw} = 10 \text{ turns} $ (3.3) | |
| JETIR2206864 Journal of Emerging Technologies and Innovative Research (JETIR) www.jetir.org i536 | |

M.Tech 4th sem (Power Electronics), EEE Dept., RVCE Bengaluru

| © 2022 JETIR June 2022, Volume 9, Issue 6 | www.jetir.org (ISSN-2349-5162) |
|---|--------------------------------|
| The calculation of primary winding inductance | |
| $L_p = N_p^2 * A_L = 10^2 * 1875 * 10^{-9} = 188$ uH. | (3.4) |

3.2 MOSFET selection

MOSFET selection is depending on the Drain to Source voltage (Vds), Drain current (Id), Drain to Source ON state resistance (Rds), Gate charge (Qg), conduction loss, switching loss and Output Capacitance loss (Coss)

Conduction loss,
$$P_{conduction} = 1.25 * R_{ds} * I_{prms}^2$$
 (3.5)

Gate charge loss,
$$P_{gate} = Q_{gate} * V_{gate} * f_{sw}$$
 (3.6)

The selected MOSFET is BUY25CS45B, 250V, 45A, 0.05 Ohm 3.3 Low drop out regulator

Low drop out regulator are a simple inexpensive way to regulate an output voltage is powered from a higher voltage input. LDO operates with very small input-output differential voltage called drop out voltage [10]. Constant input voltage is applied to LDO to regulate output voltage for the changes in load. The feedback loop controls the drain to source resistance $R_{ds(on)}$ by varying the gate source voltage, with increased gate source voltage reduces $R_{ds(on)}$ results more drop out voltage to maintain constant output voltage as required. circuit diagram of low drop out regulator circuit is shown in Fig3.1



IV. Hardware Implementation

Hardware layout of Forward Converter is shown in the Fig4.1. It consists Input connector, EMI filter includes differential mode and common mode filter, Primary side MOSFET, Forward transformer, three LDO, Output Inductor Coupled inductor, Current transformer and output connector.



Fig4.1 PCB layout

JETIR2206864 Journal of Emerging Technologies and Innovative Research (JETIR) www.jetir.org i537

M.Tech 4th sem (Power Electronics), EEE Dept., RVCE Bengaluru

© 2022 JETIR June 2022, Volume 9, Issue 6

www.jetir.org (ISSN-2349-5162)

4.1Tested waveforms of converter

The converter topology performance is evaluated by observing waveforms of all four output voltages, Mosfet gate pulse to adjust duty ratio for input voltage variation from 26V to 45V, Transformer primary current, output current, ripple voltage is measured for different load conditions from 10% to 100%. The waveform of the ramp signal generated from PWM controller is of 250kHz is shown in Fig4.2



Fig4.2 Ramp voltage waveform

The duty cycle of gate pulse varies according to the input voltage. As input voltage increases, the width of the duty pulse decreases, waveform of gate pulse for 37V with the duty cycle of 30% is shown in Fig4.3

Fig4.3 Gate pulse waveform for 37V



The waveform of drain to source voltage waveform of MOSFET is shown in the Fig4.4. stress on the switch is high without snubber circuit.

Fig4.4 Mosfet drain to source voltage Vds



The secondary side of the forward transformer are designed to get output voltage of 24V from synchronous buck converter with input raw voltage of 36V and other raw voltages of 14V,6V and 4V further connected to LDO regulator: to regulate these voltages to 12.7 V, 5.6V and 3.8V respectively is shown in Fig4.5

JETIR2206864 Journal of Emerging Technologies and Innovative Research (JETIR) www.jetir.org i538

© 2022 JETIR June 2022, Volume 9, Issue 6 www.jetir.org (ISSN-2349-5162) Fig4.5 Multiple outputs of forward converter 12.7V 5.6V 24V 3.8V

V. Hardware Experimental Results

The practical values for Output Voltage, Output Current, Output Voltage ripple are shown in the Table 5.1 for 100% Loading Conditions for 37V Input Voltage

| Tables.1:100 % Loading conditions for Nominal input voltage 37V | | | | | |
|---|-------------------|---------------------|--------------------|--------------------|--|
| Parameter | Outputl (+24V) | Output2 (+12.7V) | Output3 (+3.8V) | Output4 (+5.6V) | |
| Input Current (A) | U L | 3.6 | 41- | | |
| Output Voltage (V) | 23.909 | 12.693 | 3.802 | 5.616 | |
| Load Current (A) | 4.30 | 0.25 | 1.00 | 0.10 | |
| Output Power (W) | 102.8 | 3.2 | 3.8 | 0.6 | |
| Total Output Power(W) | 110.3 | | | | |
| Input Power (W) | | 134 | .7 | | |
| Total Loss (W) | 24.4 | | | | |
| Efficiency (%) | 81.9 | | | | |
| Ripple(mV) | 75.0 | 82.0 | 33.6 | 42.0 | |

| Fable5.1:100 9 | % Loading | conditions f | or Nominal | input | voltage 37V | ſ |
|----------------|-----------|--------------|------------|-------|-------------|---|
|----------------|-----------|--------------|------------|-------|-------------|---|

VI. CONCLUSION

Multiple Output Forward Converter with Feed-Forward Control has been designed and implemented for space application. The main components include PWM Controller IC, Driver Circuit, MOSFET Switch, Transformer, LT3845 IC synchronous buck converter to obtain 24V output and Three UC2834 IC LDO's to regulate output voltage to 12.7V,5.6V and 3.8V. Hardware implementation results ±1% line and load regulation also 80% efficiency was found to be within specified norms

Acknowledgement

Author would like to express thankfulness to Centum Electronics Limited, Bengaluru for giving an opportunity to carry out project in their organization. Thanks to Mr. M.V Appa Rao, Managing Director of CEL and Mr. Boopendra Kumar Singh, Director for their constant support and encouragement towards this work

JETIR2206864 Journal of Emerging Technologies and Innovative Research (JETIR) www.jetir.org i539

M.Tech 4th sem (Power Electronics), EEE Dept., RVCE Bengaluru

| © 202 | 22 JETIR June 2022, Volume 9, Issue 6 | www.jetir.org (ISSN-2349-5162) |
|-------|--|--|
| REFER | ERENCES | |
| [1] | N.L.L. Venkatesha and N. J, "Design and Implementation of a Separate Control Dr Converter with Non-Dissipative Snubber Reset", <i>Global Conference for Advanceme</i> doi: 10.1109/GCAT47503.2019.8978437. | iven High CurrentSynchronous Rectified Forward ent in Technology (GCAT), pp. 1-6, February 2019, |
| [2] | M. Krishnaja, S. Samanta, K. Shukla and R. Singh, "Peak Current Mode Controllee Feedback", <i>IEEE International Conference on Power Electronics, Drives and Ene</i> doi: 10.1109/PEDES.2018.8707671. | d Active Clamp Forward Converter with Magnetic argy Systems (PEDES), pp. 1-5, December 2018, |
| [3] | M. Gagan, B. k. Singh and V. S. Chippalkatti, "Two Switching Pulse Based Hy: Forward Converter", 4th International Conference on Electrical Energy Syste 10.1109/ICEES.2018.8443221. | steresis Control Circuit for Active Clamp Reset ems (ICEES), August 2018, pp. 494-499, doi: |
| [4] | N. M. Mukhtar and D. D. Lu, "An Isolated Bidirectional Forward Converter with In IEEE 4th Southern Power Electronics Conference (SPEC), pp. 1-7, December 2018 | tegrated Output Inductor- Transformer Structure", 8 doi: 10.1109/SPEC.2018.8635880. |
| [5] | M. Krishnaja and S. Samanta, "Effect of Optocoupler Feedback Dynamics on Peak Converter", <i>IEEMA Engineer Infinite Conference (eTechNxT)</i> , pp.1-6, June 2018, o | Current Mode Controlled Active Clamp Forward doi: 10.1109/ETECHNXT.2018.8385375. |
| [6] | J. Kim, J. Choe and J. Lai, "Forward-Flyback Converter for LED Driving with Conversion Congress and Exposition (ECCE), pp.684-3687, February 2017, doi:10 | Reduced Number of Components", IEEE Energy 1109/ECCE.2017.8096652. |
| [7] | J. Sreedhar and B. Basavaraju, "Design and Analysis of Synchronous Buck Con Conference on Advances in Electrical, Electronics, Information, Communication December 2016, doi: 10.1109/AEEICB.2016.7538356. | nverter for UPS Application", 2nd International n and Bio- Informatics (AEEICB), pp. 573-579, |
| [8] | A. Bhat, K. U. Rao, Praveen P K, B. K. Singh and V. Chippalkatti, "Multiple Outpu Regulators and Voltage Feed Forward Control for Space Application", <i>Biennial Systems: Towards Sustainable Energy (PESTSE)</i> , pp. 1-6, July 2016, doi: 10.1109/F | at Forward DC-DC Converter with Mag-amp Post International Conference on Power and Energy PESTSE.2016.7516488. |
| [9] | A. Bhat, K. U. Rao, Praveen P K, B. K. Singh and V. Chippalkatti, "Multiple Output Snubber for Space Application", <i>Biennial International Conference on Power an</i> (<i>PESTSE</i>), pp. 1-5, January 2016, doi: 10.1109/PESTSE.2016.7516487 | Forward DC-DC Converter with Regenerative nd Energy Systems: Towards Sustainable Energy |
| [10] | Y. Lo, T. Song and S. Yen, "Analysis and Design of a Two-Output Forward Conve IEEE International Conference on Industrial Technology, pp.540-545, June 2016, 6 | arter with an Output Voltage Objective Function", loi: 10.1109/ICIT.2006.372196. |
| | | |
| | | |
| | | |



Report_Varshitha

ORIGINALITY REPORT

| SIMILA | 8% ARITY INDEX | 10% INTERNET SOURCES | 12% PUBLICATIONS | 4% STUDENT PA | PERS |
|--------|---|---|---|---|------|
| PRIMAR | Y SOURCES | | | | |
| 1 | WWW.ajc | o <mark>l.info</mark> | | | 2% |
| 2 | Sreeniva E Rayees "Design Output I Sequent Confere (I2CT), 2 Publication | asulu Kuruva, Ch s, B K Singh, Vin and Implement DC-DC Converte cing", 2021 6th I nce for Converg 021 | naitra G Satya od Chippalkat ation of Multi er with Output nternational gence in Techr | raddi, K ti. ple Power nology | 1 % |
| 3 | www.de | ltartp.com | | | 1% |
| 4 | Submitt Universi Student Paper | ed to Visvesvara ty | aya Technolog | gical | 1% |
| 5 | Chaitra P.K. Prav Chippall Multiple | G. Satyaraddi, A veen, Bhoopenc ktti. "Design and Output Interlea | . Usha, Aravir dra Kumar Sing d Implementat aved Flyback C | nd Bhat, gh, Vinod tion of Converter | 1% |

with Post Regulators", 2019 IEEE International

Conference on Electrical, Computer and Communication Technologies (ICECCT), 2019 Publication

6

Yungtaek Jang, M.M. Jovanovic. "A new inputvoltage feedforward harmonic-injection technique with nonlinear gain control for single-switch, three-phase, DCM boost rectifiers", APEC '99. Fourteenth Annual **Applied Power Electronics Conference and Exposition. 1999 Conference Proceedings** (Cat. No.99CH36285), 1999 Publication

Srijana. R. Savanur, Sukumar Patil, 7 Bhoopendrakumar Singh, Vinod chippalkatti. "Hardware Implementation of Forward **Converter with Active Clamp Reset** Technique", 2020 International Conference on Smart Technologies in Computing, Electrical and Electronics (ICSTCEE), 2020 Publication

1%

1%

8

Mangesh A. Chewale, Ritesh A.Wanjari, Viraj B.Savakhande, Pravin R.Sonawane. "A Review on Isolated and Non-isolated DC-DC Converter for PV Application", 2018 International Conference on Control, Power, **Communication and Computing Technologies** (ICCPCCT), 2018 Publication

1 %

| 9 | dixdecoeur.com Internet Source | 1 % |
|----|--|-----|
| 10 | Guthi Prakash, B L Santosh, Sivaprasad Neu, Bhoopendra kumar singh. "Space borne forward converter with discrete LDO to power OCXO", 2020 International Conference on Smart Technologies in Computing, Electrical and Electronics (ICSTCEE), 2020 Publication | <1% |
| 11 | www.mdpi.com Internet Source | <1% |
| 12 | WWW.ijrte.org Internet Source | <1% |
| 13 | Aravind Bhat, K. Uma Rao, Praveen P K, Bhoopendra Kumar Singh, Vinod Chippalkatti. "Multiple output forward DC-DC converter with regenerative snubber for space application", 2016 Biennial International Conference on Power and Energy Systems: Towards Sustainable Energy (PESTSE), 2016 Publication | <1% |
| 14 | www.ijareeie.com | <1% |
| 15 | Sudeep E, Rachappa, Bhoopendra Kumar Singh Vinod S Chippalkatti, K. Uma Rao | <1% |

Singh, Vinod S Chippalkatti, K. Uma Rao. "Design and implementation of current mode controlled 150W miniature forward converter for defence application", 2016 IEEE International Conference on Power Electronics, Drives and Energy Systems (PEDES), 2016 Publication

- S.D. Deshpande, T.P. Ojha. "Development and evaluation of an improved ox-cart for central india", Journal of Terramechanics, 1985 Publication
- 17Submitted to The Hong Kong Polytechnic
University
Student Paper<1 %</td>
- 18 Submitted to Institute of Technology, Nirma <1% University Student Paper

<1%

<1%

- S Akshay Kumar, M N Suneetha, C.
 Lakshminarayana. "The Simulation Study of Solar PV Coupled Synchronous Buck
 Converter with Lead acid Battery Charging", 2019 International Conference on Power
 Electronics Applications and Technology in Present Energy Scenario (PETPES), 2019
- 20 S. Buso. "Comparison between two singleswitch isolated flyback and forward highquality rectifiers for low power applications", APEC Seventeenth Annual IEEE Applied Power

Electronics Conference and Exposition (Cat No 02CH37335) APEC-02, 2002

Publication

| 21 | publications.waset.org | <1% |
|----|--|------|
| 22 | J. Nesh, Bhoopendra Kumar Singh, Vinod Chippalkatti, G. Chandrashekar. "Chapter 27 Overview of Space Grade Power Supply Modules for Satellite", Springer Science and Business Media LLC, 2020 Publication | <1 % |
| 23 | H. S. Athab. "Single-phase single-switch boost PFC regulator with low total harmonic distortion and feedforward input voltage", 2008 IEEE 2nd International Power and Energy Conference, 2008 Publication | <1% |
| 24 | Submitted to Multimedia University Student Paper | <1% |
| 25 | WWW.rroij.com Internet Source | <1% |
| 26 | 1library.net Internet Source | <1% |
| 27 | Submitted to City University of Hong Kong Student Paper | <1% |

Poola Reddi Kiran, B. K Singh, Vinod. S.
 Chippalkatti, T. Kanthimathinathan. "220W
 DC-DC converter for aerospace applications",
 2014 International Conference on Advances in
 Electronics Computers and Communications,
 2014



<1%

<1%

<1 %

<1 %

<1%

Prasanna Kumar R., K.E. Rayees, Bhoopendra Kumar Singh, Vinod S. Chippalkatti. "Multiple Pulsed Output DC-DC converter with Current mode control technique And Post Regulators", 2018 International Conference on Control, Power, Communication and Computing Technologies (ICCPCCT), 2018 Publication

31 d-scholarship.pitt.edu Internet Source <1%

32 www.datasheet.hk

33 Hsin-Hsin Ho, Pin-Chin Huang, Wei-Quan Wu, Ke-Horng Chen. "Ratio buck-boost (RBB) converter with feed-forward technique for achieving fast line response", 2008 IEEE Power Electronics Specialists Conference, 2008 Publication

| 34 | Submitted to Universiti Sains Malaysia Student Paper | <1% |
|----|---|-----|
| 35 | Submitted to University of Johannsburg Student Paper | <1% |
| 36 | Zhao Wang, Yu Chen. "Design of a High Efficiency Buck Converter", 2020 IEEE 1st China International Youth Conference on Electrical Engineering (CIYCEE), 2020 Publication | <1% |
| 37 | dergipark.org.tr | <1% |
| 38 | Athab, Hussain S., Dylan Dah-Chuan Lu, Amirnaser Yazdani, and Bin Wu. "An Efficient Single-Switch Quasi-Active PFC Converter With Continuous Input Current and Low DC-Bus Voltage Stress", IEEE Transactions on Industrial Electronics, 2014. Publication | <1% |
| 39 | www.theengineer.co.uk | <1% |
| 40 | "Proceedings of the 3rd International Conference on Electrical and Information Technologies for Rail Transportation (EITRT) 2017", Springer Science and Business Media LLC, 2018 Publication | <1% |

| 41 | Gang Chen, Yim-Shu Lee, S.Y.R. Hui, Dehong Xu, Yousheng Wang. "Actively clamped bidirectional flyback converter", IEEE Transactions on Industrial Electronics, 2000 Publication | <1% |
|----|---|-----|
| 42 | uwe-repository.worktribe.com | <1% |
| 43 | Ramon M. Lemos, Alencar F. de Souza, Wesley J. de Paula, Denis C. Pereira, Fernando L. Tofoli. "Application of the commutated power concept to the classical isolated dc-dc converters", 2015 IEEE 13th Brazilian Power Electronics Conference and 1st Southern Power Electronics Conference (COBEP/SPEC), 2015 Publication | <1% |
| 44 | ethesis.nitrkl.ac.in | <1% |
| 45 | www.slideshare.net | <1% |
| 46 | FY. Chen, TJ. Liang, RL. Lin, JF. Chen. "A Novel Self-Oscillating, Boost-Derived DC–DC Converter With Load Regulation", IEEE Transactions on Power Electronics, 2005 Publication | <1% |
| 47 | He, Qiang. "Modeling and Control of Forward Converter", Applied Mechanics and Materials, | <1% |

2011. Publication

| 48 | Submitted to Heriot-Watt University Student Paper | <1% |
|----|---|------|
| 49 | artemis.cslab.ece.ntua.gr:8080 | <1% |
| 50 | brandon-lighting.com | <1% |
| 51 | eprints.utas.edu.au | <1% |
| 52 | mafiadoc.com Internet Source | <1% |
| 53 | silo.pub Internet Source | <1% |
| 54 | Athab, H.S., and D.DC. Lu. "Simple controller for single-phase power factor correction rectifier", IET Power Electronics, 2010. Publication | <1% |
| 55 | J. Ribas, J.M. Alonso, A.J. Calleja, E.L. Corominas, M. Rico-Secades, J. Cardesin. "Low-cost single-stage electronic ballast based on a self-oscillating resonant inverter integrated with a buck-boost PFC circuit", IEEE Transactions on Industrial Electronics, 2001 Publication | <1 % |

- Y.I. Yoo. "Simplified control technique for LCD backlight inverter system using the mixed dimming method", APEC 2001 Sixteenth Annual IEEE Applied Power Electronics Conference and Exposition (Cat No 01CH37181) APEC-01, 2001 Publication
- 57 Yungtaek Jang, M.M. Jovanovic. "A new inputvoltage feedforward harmonic-injection technique with nonlinear gain control for single-switch, three-phase, DCM boost rectifiers", IEEE Transactions on Power Electronics, 2000 Publication
- R. Patterson. "Power Electronic Components, Circuits and Systems for Deep Space Missions", IEEE 36th Conference on Power Electronics Specialists 2005, 2005 Publication

| Exclude | quotes | Off |
|---------|--------------|-----|
| Exclude | bibliography | Off |

Exclude matches Off

<1%